## Atmel AVR 8-bit Instruction Set

## Instruction Set Nomenclature

## Status Register (SREG)

## SREG: Status Register

C: Carry Flag
Z: Zero Flag
$\mathrm{N}: \quad$ Negative Flag
V : Two's complement overflow indicator
$\mathrm{S}: \quad \mathrm{N} \oplus \mathrm{V}$, For signed tests
H: Half Carry Flag
T: Transfer bit used by BLD and BST instructions
I: Global Interrupt Enable/Disable Flag

## Registers and Operands

Rd: Destination (and source) register in the Register File
Rr: Source register in the Register File
$R$ : Result after instruction is executed
K: Constant data
k: Constant address
b: $\quad$ Bit in the Register File or I/O Register (3-bit)
s: $\quad$ Bit in the Status Register (3-bit)
$X, Y, Z: \quad$ Indirect Address Register
( $\mathrm{X}=\mathrm{R} 27: \mathrm{R} 26, \mathrm{Y}=\mathrm{R} 29: \mathrm{R} 28$ and $\mathrm{Z}=\mathrm{R} 31: \mathrm{R} 30$ )
A: I/O location address
q: Displacement for direct addressing (6-bit)

## 1. I/O Registers

### 1.1 RAMPX, RAMPY, RAMPZ

Registers concatenated with the X -, Y -, and Z -registers enabling indirect addressing of the whole data space on MCUs with more than 64 KB data space, and constant data fetch on MCUs with more than 64 KB program space.

### 1.2 RAMPD

Register concatenated with the Z-register enabling direct addressing of the whole data space on MCUs with more than 64KB data space.

### 1.3 EIND

Register concatenated with the Z-register enabling indirect jump and call to the whole program space on MCUs with more than 64 K words ( $128 \mathrm{~KB} \mathrm{)} \mathrm{program} \mathrm{space}$.

### 1.4 Stack

STACK: Stack for return address and pushed registers
SP: Stack Pointer to STACK

### 1.5 Flags

$\Leftrightarrow$ : Flag affected by instruction
0: $\quad$ Flag cleared by instruction
1: Flag set by instruction
-: Flag not affected by instruction

## 2. The Program and Data Addressing Modes

The AVR ${ }^{\circledR}$ Enhanced RISC microcontroller supports powerful and efficient addressing modes for access to the Program memory (Flash) and Data memory (SRAM, Register file, I/O Memory, and Extended I/O Memory). This section describes the various addressing modes supported by the AVR architecture. In the following figures, OP means the operation code part of the instruction word. To simplify, not all figures show the exact location of the addressing bits. To generalize, the abstract terms RAMEND and FLASHEND have been used to represent the highest location in data and program space, respectively.
Note: Not all addressing modes are present in all devices. Refer to the device specific instruction summary.

### 2.1 Register Direct, Single Register Rd

Figure 2-1. Direct Single Register Addressing


The operand is contained in register $d(R d)$.

### 2.2 Register Direct, Two Registers Rd and Rr

Figure 2-2. Direct Register Addressing, Two Registers


Operands are contained in register $r(R r)$ and $d(R d)$. The result is stored in register $d(R d)$.

### 2.3 I/O Direct

Figure 2-3. I/O Direct Addressing


Operand address is contained in six bits of the instruction word. n is the destination or source register address.
Note: Some complex AVR Microcontrollers have more peripheral units than can be supported within the 64 locations reserved in the opcode for I/O direct addressing. The extended I/O memory from address 64 to 255 can only be reached by data addressing, not I/O addressing.

### 2.4 Data Direct

Figure 2-4. Direct Data Addressing


A 16-bit Data Address is contained in the 16 LSBs of a two-word instruction. $\mathrm{Rd} / \mathrm{Rr}$ specify the destination or source register.

### 2.5 Data Indirect with Displacement

Figure 2-5. Data Indirect with Displacement
Data Space


RAMEND

Operand address is the result of the Y - or Z-register contents added to the address contained in six bits of the instruction word. Rd/Rr specify the destination or source register.

### 2.6 Data Indirect

Figure 2-6. Data Indirect Addressing


Operand address is the contents of the X-, Y-, or the Z-register. In AVR devices without SRAM, Data Indirect Addressing is called Register Indirect Addressing. Register Indirect Addressing is a subset of Data Indirect Addressing since the data space form 0 to 31 is the Register File.

### 2.7 Data Indirect with Pre-decrement

Figure 2-7. Data Indirect Addressing with Pre-decrement


The $X,-\mathrm{Y}$-, or the Z -register is decremented before the operation. Operand address is the decremented contents of the X -, Y -, or the Z -register.

### 2.8 Data Indirect with Post-increment

Figure 2-8. Data Indirect Addressing with Post-increment


The X -, Y -, or the Z-register is incremented after the operation. Operand address is the content of the $\mathrm{X}-$, $\mathrm{Y}-$-, or the $Z$-register prior to incrementing.

### 2.9 Program Memory Constant Addressing using the LPM, ELPM, and SPM Instructions

Figure 2-9. Program Memory Constant Addressing


Constant byte address is specified by the Z-register contents. The 15 MSBs select word address. For LPM, the LSB selects low byte if cleared ( $\mathrm{LSB}=0$ ) or high byte if set $(\mathrm{LSB}=1)$. For SPM, the LSB should be cleared. If ELPM is used, the RAMPZ Register is used to extend the Z-register.

### 2.10 Program Memory with Post-increment using the LPM Z+ and ELPM Z+ Instruction

Figure 2-10. Program Memory Addressing with Post-increment


Constant byte address is specified by the Z-register contents. The 15 MSBs select word address. The LSB selects low byte if cleared $(L S B=0)$ or high byte if set $(L S B=1)$. If ELPM $Z+$ is used, the RAMPZ Register is used to extend the Z-register.

### 2.11 Direct Program Addressing, JMP, and CALL

Figure 2-11. Direct Program Memory Addressing


Program execution continues at the address immediate in the instruction word.

### 2.12 Indirect Program Addressing, IJMP, and ICALL

Figure 2-12. Indirect Program Memory Addressing


Program execution continues at address contained by the Z-register (i.e., the PC is loaded with the contents of the Z-register).

### 2.13 Relative Program Addressing, RJMP, and RCALL

Figure 2-13. Relative Program Memory Addressing


Program execution continues at address PC $+k+1$. The relative address $k$ is from -2048 to 2047.

## 3. Conditional Branch Summary

| Test | Boolean | Mnemonic | Complementary | Boolean | Mnemonic | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Rd}>\mathrm{Rr}$ | $\mathrm{Z} \bullet(\mathrm{N} \oplus \mathrm{V})=0$ | BRLT ${ }^{(1)}$ | $\mathrm{Rd} \leq \mathrm{Rr}$ | $\mathrm{Z}+(\mathrm{N} \oplus \mathrm{V})=1$ | BRGE* | Signed |
| $\mathrm{Rd} \geq \mathrm{Rr}$ | $(\mathrm{N} \oplus \mathrm{V})=0$ | BRGE | $\mathrm{Rd}<\mathrm{Rr}$ | $(\mathrm{N} \oplus \mathrm{V})=1$ | BRLT | Signed |
| $\mathrm{Rd}=\mathrm{Rr}$ | $\mathrm{Z}=1$ | BREQ | $\mathrm{Rd} \neq \mathrm{Rr}$ | Z = 0 | BRNE | Signed |
| $\mathrm{Rd} \leq \mathrm{Rr}$ | $\mathrm{Z}+(\mathrm{N} \oplus \mathrm{V})=1$ | BRGE ${ }^{(1)}$ | $\mathrm{Rd}>\mathrm{Rr}$ | $\mathrm{Z} \bullet(\mathrm{N} \oplus \mathrm{V})=0$ | BRLT* | Signed |
| $\mathrm{Rd}<\mathrm{Rr}$ | $(\mathrm{N} \oplus \mathrm{V})=1$ | BRLT | $\mathrm{Rd} \geq \mathrm{Rr}$ | $(\mathrm{N} \oplus \mathrm{V})=0$ | BRGE | Signed |
| $\mathrm{Rd}>\mathrm{Rr}$ | $C+Z=0$ | BRLO ${ }^{(1)}$ | $\mathrm{Rd} \leq \mathrm{Rr}$ | $C+Z=1$ | BRSH* | Unsigned |
| $\mathrm{Rd} \geq \mathrm{Rr}$ | $C=0$ | BRSH/BRCC | $\mathrm{Rd}<\mathrm{Rr}$ | $C=1$ | BRLO/BRCS | Unsigned |
| $\mathrm{Rd}=\mathrm{Rr}$ | $\mathrm{Z}=1$ | BREQ | $\mathrm{Rd} \neq \mathrm{Rr}$ | Z $=0$ | BRNE | Unsigned |
| $\mathrm{Rd} \leq \mathrm{Rr}$ | $C+Z=1$ | BRSH ${ }^{(1)}$ | $\mathrm{Rd}>\mathrm{Rr}$ | $C+Z=0$ | BRLO* | Unsigned |
| $\mathrm{Rd}<\mathrm{Rr}$ | $C=1$ | BRLO/BRCS | $\mathrm{Rd} \geq \mathrm{Rr}$ | $C=0$ | BRSH/BRCC | Unsigned |
| Carry | $C=1$ | BRCS | No carry | $C=0$ | BRCC | Simple |
| Negative | $\mathrm{N}=1$ | BRMI | Positive | $\mathrm{N}=0$ | BRPL | Simple |
| Overflow | $V=1$ | BRVS | No overflow | $V=0$ | BRVC | Simple |
| Zero | Z = 1 | BREQ | Not zero | Z = 0 | BRNE | Simple |

Note: 1. Interchange Rd and Rr in the operation before the test, i.e., $\mathrm{CP} \operatorname{Rd}, \mathrm{Rr} \rightarrow \mathrm{CP} \mathrm{Rr}, \mathrm{Rd}$.

## 4. Complete Instruction Set Summary

### 4.1 Instruction Set Summary

| Mnemonics | Operands | Description | Operation |  |  | Flags | \#Clocks | \#Clocks <br> XMEGA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Arithmetic and Logic Instructions |  |  |  |  |  |  |  |  |
| ADD | Rd, Rr | Add without Carry | Rd |  | $\mathrm{Rd}+\mathrm{Rr}$ | Z,C,N,V,S,H | 1 |  |
| ADC | Rd, Rr | Add with Carry |  |  | $R d+R r+C$ | Z,C,N,V,S,H | 1 |  |
| ADIW ${ }^{(1)}$ | Rd, K | Add Immediate to Word | Rd |  | $\mathrm{Rd}+1: \mathrm{Rd}+\mathrm{K}$ | Z,C,N,V,S | 2 |  |
| SUB | Rd, Rr | Subtract without Carry | Rd |  | $\mathrm{Rd}-\mathrm{Rr}$ | Z,C,N,V,S,H | 1 |  |
| SUBI | Rd, K | Subtract Immediate | Rd |  | Rd-K | Z,C,N,V,S,H | 1 |  |
| SBC | Rd, Rr | Subtract with Carry | Rd |  | Rd-Rr-C | Z,C,N,V,S,H | 1 |  |
| SBCI | Rd, K | Subtract Immediate with Carry | Rd |  | Rd-K-C | Z,C,N,V,S,H | 1 |  |
| SBIW ${ }^{(1)}$ | Rd, K | Subtract Immediate from Word | $\mathrm{Rd}+1: \mathrm{Rd}$ |  | Rd + 1:Rd-K | Z,C,N,V,S | 2 |  |
| AND | Rd, Rr | Logical AND | Rd |  | Rd • Rr | Z,N,V,S | 1 |  |
| ANDI | Rd, K | Logical AND with Immediate | Rd |  | Rd •K | Z,N,V,S | 1 |  |
| OR | Rd, Rr | Logical OR | Rd |  | $\mathrm{Rd} v \mathrm{Rr}$ | Z,N,V,S | 1 |  |
| ORI | Rd, K | Logical OR with Immediate | Rd |  | Rdv K | Z,N,V,S | 1 |  |
| EOR | Rd, Rr | Exclusive OR | Rd |  | $\mathrm{Rd} \oplus \mathrm{Rr}$ | Z,N,V,S | 1 |  |
| COM | Rd | One's Complement | Rd |  | \$FF - Rd | Z,C,N,V,S | 1 |  |
| NEG | Rd | Two's Complement | Rd |  | \$00-Rd | Z,C,N,V,S,H | 1 |  |
| SBR | Rd, K | Set Bit(s) in Register | Rd |  | Rdv K | Z,N,V,S | 1 |  |
| CBR | Rd, K | Clear Bit(s) in Register | Rd |  | Rd•(\$FFh - K) | Z,N,V,S | 1 |  |
| INC | Rd | Increment | Rd |  | $\mathrm{Rd}+1$ | Z,N,V,S | 1 |  |
| DEC | Rd | Decrement | Rd |  | Rd-1 | Z,N,V,S | 1 |  |
| TST | Rd | Test for Zero or Minus | Rd |  | Rd • Rd | Z,N,V,S | 1 |  |
| CLR | Rd | Clear Register | Rd |  | $\mathrm{Rd} \oplus \mathrm{Rd}$ | Z,N,V,S | 1 |  |
| SER | Rd | Set Register | Rd |  | \$FF | None | 1 |  |
| MUL ${ }^{(1)}$ | Rd, Rr | Multiply Unsigned | R1:R0 |  | $\mathrm{Rd} \times \operatorname{Rr}(\mathrm{UU})$ | Z,C | 2 |  |
| MULS ${ }^{(1)}$ | Rd,Rr | Multiply Signed | R1:R0 |  | $\operatorname{Rd} \times \operatorname{Rr}(\mathrm{SS})$ | Z,C | 2 |  |
| MULSU ${ }^{(1)}$ | Rd,Rr | Multiply Signed with Unsigned | R1:R0 |  | $\operatorname{Rd} \times \operatorname{Rr}(\mathrm{SU})$ | Z,C | 2 |  |
| FMUL ${ }^{(1)}$ | Rd,Rr | Fractional Multiply Unsigned | R1:R0 |  | $\mathrm{Rd} \times \mathrm{Rr} \ll 1$ (UU) | Z,C | 2 |  |
| FMULS ${ }^{(1)}$ | Rd,Rr | Fractional Multiply Signed | R1:R0 |  | $R d \times R r \ll 1$ (SS) | Z,C | 2 |  |
| FMULSU ${ }^{(1)}$ | Rd,Rr | Fractional Multiply Signed with Unsigned | R1:R0 |  | $\mathrm{Rd} \times \mathrm{Rr} \ll 1$ (SU) | Z,C | 2 |  |
| DES | K | Data Encryption | if ( $\mathrm{H}=0$ ) then R15:R0 else if $(H=1)$ then R15:R0 | $\leftarrow$ | Encrypt(R15:R0, K) Decrypt(R15:R0, K) |  |  | 1/2 |
| Branch Instructions |  |  |  |  |  |  |  |  |
| RJMP | k | Relative Jump | PC |  | PC + k + 1 | None | 2 |  |
| IJMP ${ }^{(1)}$ |  | Indirect Jump to (Z) | $\begin{array}{r} \mathrm{PC}(15: 0) \\ \mathrm{PC}(21: 16) \end{array}$ |  | $\begin{aligned} & \mathrm{Z}, \\ & 0 \end{aligned}$ | None | 2 |  |
| $\text { EIJMP }^{(1)}$ |  | Extended Indirect Jump to (Z) | $\begin{array}{r} \mathrm{PC}(15: 0) \\ \mathrm{PC}(21: 16) \end{array}$ | $\leftarrow$ | $\begin{aligned} & \mathrm{Z}, \\ & \text { EIND } \end{aligned}$ | None | 2 |  |
| $\mathrm{JMP}^{(1)}$ | k | Jump | PC | $\leftarrow$ | k | None | 3 |  |
| RCALL | k | Relative Call Subroutine | PC |  | $P C+k+1$ | None | $3 / 4^{(3)(5)}$ | $2 / 3^{(3)}$ |
| ICALL ${ }^{(1)}$ |  | Indirect Call to (Z) | $\begin{array}{r} \mathrm{PC}(15: 0) \\ \mathrm{PC}(21: 16) \end{array}$ |  | Z, | None | $3 / 4^{(3)}$ | $2 / 3^{(3)}$ |


| Mnemonics | Operands | Description | Operation |  |  | Flags | \#Clocks | \#Clocks <br> XMEGA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EICALL ${ }^{(1)}$ |  | Extended Indirect Call to (Z) | $\begin{array}{r} \mathrm{PC}(15: 0) \\ \mathrm{PC}(21: 16) \end{array}$ | $\leftarrow$ | $\begin{aligned} & \mathrm{Z}, \\ & \text { EIND } \end{aligned}$ | None | $4{ }^{(3)}$ | $3{ }^{(3)}$ |
| CALL ${ }^{(1)}$ | k | call Subroutine |  | $\leftarrow$ | k | None | $4 / 5^{(3)}$ | $3 / 4{ }^{(3)}$ |
| RET |  | Subroutine Return |  | $\leftarrow$ | STACK | None | $4 / 5^{(3)}$ |  |
| RETI |  | Interrupt Return | PC | $\leftarrow$ | STACK | 1 | $4 / 5^{(3)}$ |  |
| CPSE | Rd, Rr | Compare, Skip if Equal | if (Rd=Rr) PC |  | $\mathrm{PC}+2$ or 3 | None | 1/2/3 |  |
| CP | Rd, Rr | Compare | $\mathrm{Rd}-\mathrm{Rr}$ |  |  | Z,C,N,V,S,H | 1 |  |
| CPC | Rd, Rr | Compare with Carry | Rd-Rr-C |  |  | Z,C,N,V,S,H | 1 |  |
| CPI | Rd, K | Compare with Immediate | Rd-K |  |  | Z,C,N,V,S,H | 1 |  |
| SBRC | Rr, b | Skip if Bit in Register Cleared | if $(\operatorname{Rr}(\mathrm{b})=0) \mathrm{PC}$ |  | $\mathrm{PC}+2$ or 3 | None | 1/2/3 |  |
| SBRS | $\mathrm{Rr}, \mathrm{b}$ | Skip if Bit in Register Set | if $(\operatorname{Rr}(\mathrm{b})=1) \mathrm{PC}$ |  | $\mathrm{PC}+2$ or 3 | None | $1 / 2 / 3$ |  |
| SBIC | A, b | Skip if Bit in I/O Register Cleared | if $(1 / O(A, b)=0) P C$ |  | $\mathrm{PC}+2$ or 3 | None | 1/2/3 | 2/3/4 |
| SBIS | A, b | Skip if Bit in I/O Register Set | If (I/O(A,b) = 1) PC |  | $\mathrm{PC}+2$ or 3 | None | 1/2/3 | 2/3/4 |
| BRBS | s, k | Branch if Status Flag Set | if (SREG(s) = 1) then PC |  | PC + k + 1 | None | $1 / 2$ |  |
| BRBC | s, k | Branch if Status Flag Cleared | if (SREG(s) $=0$ ) then PC |  | $P C+k+1$ | None | 1/2 |  |
| BREQ | k | Branch if Equal | if $(Z=1)$ then $P C$ |  | $P C+k+1$ | None | $1 / 2$ |  |
| BRNE | k | Branch if Not Equal | if $(Z=0)$ then PC |  | $P C+k+1$ | None | $1 / 2$ |  |
| BRCS | k | Branch if Carry Set | if ( $C=1$ ) then PC |  | $P C+k+1$ | None | 1/2 |  |
| BRCC | k | Branch if Carry Cleared | if ( $C=0)$ then PC |  | $P C+k+1$ | None | 1/2 |  |
| BRSH | k | Branch if Same or Higher | if ( $C=0$ ) then PC |  | $P C+k+1$ | None | 1/2 |  |
| BRLO | k | Branch if Lower | if ( $C=1$ ) then PC |  | $P C+k+1$ | None | 1/2 |  |
| BRMI | k | Branch if Minus | if ( $\mathrm{N}=1$ ) then PC |  | $P C+k+1$ | None | 1/2 |  |
| BRPL | k | Branch if Plus | if ( $\mathrm{N}=0)$ then PC |  | $P C+k+1$ | None | $1 / 2$ |  |
| BRGE | k | Branch if Greater or Equal, Signed | if $(N \oplus V=0)$ then $P C$ |  | $P C+k+1$ | None | 1/2 |  |
| BRLT | k | Branch if Less Than, Signed | if ( $\mathrm{N} \oplus \mathrm{V}=1$ ) then PC |  | $P C+k+1$ | None | 1/2 |  |
| BRHS | k | Branch if Half Carry Flag Set | if ( $H=1$ ) then PC |  | $P C+k+1$ | None | 1/2 |  |
| BRHC | k | Branch if Half Carry Flag Cleared | if ( $H=0)$ then PC |  | PC + k + 1 | None | $1 / 2$ |  |
| BRTS | k | Branch if T Flag Set | if ( $T=1$ ) then PC |  | $P C+k+1$ | None | 1/2 |  |
| BRTC | k | Branch if T Flag Cleared | if ( $T=0$ ) then PC |  | $P C+k+1$ | None | 1/2 |  |
| BRVS | k | Branch if Overflow Flag is Set | if $(\mathrm{V}=1)$ then PC |  | $P C+k+1$ | None | 1/2 |  |
| BRVC | k | Branch if Overflow Flag is Cleared | if $(\mathrm{V}=0)$ then PC |  | $P C+k+1$ | None | $1 / 2$ |  |
| BRIE | k | Branch if Interrupt Enabled | if $(\mathrm{I}=1)$ then PC |  | $P C+k+1$ | None | 1/2 |  |
| BRID | k | Branch if Interrupt Disabled | if $(\mathrm{I}=0)$ then PC |  | PC + k + 1 | None | $1 / 2$ |  |
| Data Transfer Instructions |  |  |  |  |  |  |  |  |
| MOV | Rd, Rr | Copy Register | Rd | $\leftarrow$ | Rr | None | 1 |  |
| MOVW ${ }^{(1)}$ | Rd, Rr | Copy Register Pair | Rd+1:Rd | $\leftarrow$ | $\mathrm{Rr}+1: \mathrm{Rr}$ | None | 1 |  |
| LDI | Rd, K | Load Immediate | Rd | $\leftarrow$ | K | None | 1 |  |
| LDS ${ }^{(1)}$ | Rd, k | Load Direct from data space | Rd | $\leftarrow$ | (k) | None | $1{ }^{(5)} / 2^{(3)}$ | $2^{(3)(4)}$ |
| LD ${ }^{(2)}$ | Rd, X | Load Indirect | Rd | $\leftarrow$ | (X) | None | $\mathbf{1}^{(5)} \mathbf{2}^{(3)}$ | $1^{(3)(4)}$ |
| LD ${ }^{(2)}$ | Rd, X+ | Load Indirect and Post-Increment | $\begin{gathered} \mathrm{Rd} \\ \mathrm{X} \end{gathered}$ | $\leftarrow$ | $\begin{aligned} & (X) \\ & X+1 \end{aligned}$ | None | $2^{(3)}$ | $1^{(3)(4)}$ |
| LD ${ }^{(2)}$ | Rd, -X | Load Indirect and Pre-Decrement | $\begin{aligned} & X \leftarrow X-1, \\ & R d \leftarrow(X) \end{aligned}$ | $\leftarrow$ | $\begin{aligned} & X-1 \\ & (X) \end{aligned}$ | None | $2^{(3)} / 3^{(5)}$ | $2^{(3)(4)}$ |
| LD ${ }^{(2)}$ | Rd, Y | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{Y})$ | $\leftarrow$ | (Y) | None | $1^{(5)} / 2^{(3)}$ | $1^{(3)(4)}$ |
| LD ${ }^{(2)}$ | Rd, Y+ | Load Indirect and Post-Increment | $\begin{gathered} \mathrm{Rd} \\ \mathrm{Y} \end{gathered}$ | $\leftarrow$ | $\begin{aligned} & (Y) \\ & Y+1 \end{aligned}$ | None | $2^{(3)}$ | $1^{(3)(4)}$ |
| LD ${ }^{(2)}$ | Rd, -Y | Load Indirect and Pre-Decrement | $\begin{array}{r} \mathrm{Y} \\ \mathrm{Rd} \end{array}$ |  | $\begin{aligned} & Y-1 \\ & (Y) \end{aligned}$ | None | $2^{(3)} / 3^{(5)}$ | $2^{(3)(4)}$ |


| Mnemonics | Operands | Description | Operation |  | Flags | \#Clocks | \#Clocks <br> XMEGA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LDD ${ }^{(1)}$ | Rd, $\mathrm{Y}+\mathrm{q}$ | Load Indirect with Displacement | Rd | $\leftarrow(Y+q)$ | None | $2^{(3)}$ | $2^{(3)(4)}$ |
| LD ${ }^{(2)}$ | Rd, Z | Load Indirect | Rd | $\leftarrow(\mathrm{Z})$ | None | $1^{(5)} / 2^{(3)}$ | $1{ }^{(3)(4)}$ |
| LD ${ }^{(2)}$ | Rd, $\mathrm{Z}+$ | Load Indirect and Post-Increment | Rd | $\leftarrow \quad(\mathrm{Z}),$ | None | $2^{(3)}$ | $1^{(3)(4)}$ |
| LD ${ }^{(2)}$ | Rd, -Z | Load Indirect and Pre-Decrement | $\mathrm{Rd}$ | $\leftarrow \quad \underset{(\mathrm{Z})}{\mathrm{Z}}-1,$ | None | $2^{(3 / 3} / 3^{(5)}$ | $2^{(3)(4)}$ |
| LDD ${ }^{(1)}$ | Rd, $\mathrm{Z}+\mathrm{q}$ | Load Indirect with Displacement | Rd | $\leftarrow(Z+q)$ | None | $2^{(3)}$ | $2^{(3)(4)}$ |
| STS ${ }^{(1)}$ | k, Rr | Store Direct to Data Space |  | $\leftarrow \mathrm{Rd}$ | None | $1^{(5)} / 2^{(3)}$ | $2^{(3)}$ |
| $\mathrm{ST}^{(2)}$ | X, Rr | Store Indirect | (X) | $\leftarrow \mathrm{Rr}$ | None | $1^{(5)} / 2^{(3)}$ | $1^{(3)}$ |
| $\mathrm{ST}^{(2)}$ | $\mathrm{X}+\mathrm{Rr}$ | Store Indirect and Post-Increment | $\stackrel{(x)}{\text { X }}$ | $\leftarrow \quad \begin{aligned} & \mathrm{Rr}, \\ & \mathrm{X}+1 \end{aligned}$ | None | $1^{(5)} / 2^{(3)}$ | $1^{(3)}$ |
| $\mathrm{ST}^{(2)}$ | -X, Rr | Store Indirect and Pre-Decrement | $\begin{gathered} x \\ (x) \end{gathered}$ | $\begin{aligned} & \leftarrow \quad \mathrm{X}-1, \\ & \leftarrow \mathrm{Rr}^{2} \end{aligned}$ | None | $2^{(3)}$ | $2^{(3)}$ |
| $\mathrm{ST}^{(2)}$ | $\mathrm{Y}, \mathrm{Rr}$ | Store Indirect |  | $\leftarrow \mathrm{Rr}$ | None | $1^{(5)} / 2^{(3)}$ | $1^{(3)}$ |
| $\mathrm{ST}^{(2)}$ | $\mathrm{Y}+\mathrm{Rr}$ | Store Indirect and Post-Increment | (Y) | $\leftarrow \quad \begin{aligned} & \mathrm{Rr}, \\ & \leftarrow \\ & \mathrm{Y}+1 \end{aligned}$ | None | $1^{(5)} / 2^{(3)}$ | $1{ }^{(3)}$ |
| $\mathrm{ST}^{(2)}$ | -Y, Rr | Store Indirect and Pre-Decrement | $(Y)$ | $\leftarrow \begin{aligned} & \mathrm{Y}-1, \\ & \leftarrow \mathrm{Rr} \end{aligned}$ | None | $2^{(3)}$ | $2^{(3)}$ |
| STD ${ }^{(1)}$ | Y $+\mathrm{q}, \mathrm{Rr}$ | Store Indirect with Displacement | $(\mathrm{Y}+\mathrm{q})$ | $\leftarrow \mathrm{Rr}$ | None | $2^{(3)}$ | $2^{(3)}$ |
| $\mathrm{ST}^{(2)}$ | Z, Rr | Store Indirect |  | $\leftarrow \mathrm{Rr}$ | None | $1^{(5)} / 2^{(3)}$ | $1^{(3)}$ |
| $\mathrm{ST}^{(2)}$ | Z+, Rr | Store Indirect and Post-Increment | (Z) | $\leftarrow \begin{array}{ll} \leftarrow \\ \leftarrow & \begin{array}{l} \mathrm{Zr} \\ \mathrm{Z}+1 \end{array} \end{array}$ | None | $1^{(5)} / 2^{(3)}$ | $1^{(3)}$ |
| $\mathrm{ST}^{(2)}$ | -Z, Rr | Store Indirect and Pre-Decrement | z | $\leftarrow \mathrm{Z}-1$ | None | $2^{(3)}$ | $2^{(3)}$ |
| STD ${ }^{(1)}$ | Z $+\mathrm{q}, \mathrm{Rr}$ | Store Indirect with Displacement | $(\mathrm{Z}+\mathrm{q})$ | $\leftarrow \mathrm{Rr}$ | None | $2^{(3)}$ | $2^{(3)}$ |
| LPM ${ }^{(1)(2)}$ |  | Load Program Memory |  | $\leftarrow$ ( Z$)$ | None | 3 | 3 |
| LPM ${ }^{(1)(2)}$ | Rd, Z | Load Program Memory | Rd | $\leftarrow$ (Z) | None | 3 | 3 |
| LPM ${ }^{(1)(2)}$ | Rd, $\mathrm{Z}+$ | Load Program Memory and PostIncrement | $\begin{array}{r} \mathrm{Rd} \\ \mathrm{Z} \end{array}$ | $\leftleftarrows \quad \begin{aligned} & (\mathrm{z}), \\ & \mathrm{z}+1 \end{aligned}$ | None | 3 | 3 |
| ELPM ${ }^{(1)}$ |  | Extended Load Program Memory |  | $\leftarrow$ (RAMPZ:Z) | None | 3 |  |
| ELPM ${ }^{(1)}$ | Rd, Z | Extended Load Program Memory |  | $\leftarrow$ (RAMPZ:Z) | None | 3 |  |
| ELPM ${ }^{(1)}$ | Rd, $\mathrm{Z}+$ | Extended Load Program Memory and Post-Increment | Rd | $⿷ \quad(\text { RAMPZ:Z), }$ | None | 3 |  |
| SPM ${ }^{(1)}$ |  | Store Program Memory | (RAMPZ:Z) | $\leftarrow \mathrm{R} 1: \mathrm{R0}$ | None | - | - |
| SPM ${ }^{(1)}$ | Z+ | Store Program Memory and PostIncrement by 2 | (RAMPZ:Z) | $\leftarrow \begin{gathered} \mathrm{R} 1: \mathrm{RO}, \\ \mathrm{Z}+2 \end{gathered}$ | None | - | - |
| IN | Rd, A | In From I/O Location |  | $\leftarrow 1 / \mathrm{O}(\mathrm{A})$ | None | 1 |  |
| OUT | A, Rr | Out To I/O Location | I/O(A) | $\leftarrow \mathrm{Rr}$ | None | 1 |  |
| PUSH ${ }^{(1)}$ | Rr | Push Register on Stack | STACK | $\leftarrow \mathrm{Rr}$ | None | 2 | $1^{(3)}$ |
| POP ${ }^{(1)}$ | Rd | Pop Register from Stack | Rd | $\leftarrow$ STACK | None | 2 | $2^{(3)}$ |
| XCH | Z, Rd | Exchange | $\begin{aligned} & (\mathrm{Z}) \\ & \mathrm{Rd} \end{aligned}$ | $\leftarrow \quad \begin{aligned} & \mathrm{Rd}, \\ & (\mathrm{Z}) \end{aligned}$ | None | 1 |  |
| LAS | Z, Rd | Load and Set | $\begin{aligned} & (\mathrm{Z}) \\ & \mathrm{Rd} \end{aligned}$ | $\left.\leftarrow \quad \operatorname{Rdv}_{(\mathrm{Z})} \mathrm{Z}\right)$ | None | 1 |  |
| LAC | Z, Rd | Load and Clear | $(\mathrm{Z})$ | $\leftarrow \quad\left(\begin{array}{l} \text { \$FF }-\mathrm{Rd}) \bullet(\mathrm{Z}) \\ \leftarrow \\ (\mathrm{Z}) \end{array}\right.$ | None | 1 |  |
| LAT | Z, Rd | Load and Toggle | $\begin{aligned} & (\mathrm{Z}) \\ & \mathrm{Rd} \end{aligned}$ | $\leftleftarrows \underset{(\mathrm{Z})}{\mathrm{Rd} \oplus(\mathrm{Z})}$ | None | 1 |  |
| Bit and Bit-test Instructions |  |  |  |  |  |  |  |
| LSL | Rd | Logical Shift Left | $\begin{array}{r} \operatorname{Rd}(n+1) \\ \operatorname{Rd}(0) \\ C \end{array}$ | $\begin{array}{ll} \leftarrow & R \mathrm{Rd}(\mathrm{n}), \\ \leftarrow & 0, \\ \leftarrow & \mathrm{Rd}^{2}(7) \end{array}$ | Z,C,N,V,H | 1 |  |
| LSR | Rd | Logical Shift Right | $\begin{aligned} & \operatorname{Rd}(\mathrm{n}) \\ & \operatorname{Rd}(7) \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} ⿷ & \operatorname{Rd}(n+1), \\ \leftarrow & 0, \\ \leftarrow & \operatorname{Rd}(0) \end{aligned}$ | Z,C,N,V | 1 |  |


| Mnemonics | Operands | Description | Operation | Flags | \#Clocks | \#Clocks <br> XMEGA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROL | Rd | Rotate Left Through Carry | $\begin{array}{rll} \mathrm{Rd}(0) & \leftarrow & \mathrm{C}, \\ \mathrm{Rd}(\mathrm{n}+1) & \leftarrow & \mathrm{Rd}(\mathrm{n}), \\ \mathrm{C} & \leftarrow & \operatorname{Rd}(7) \end{array}$ | Z,C,N,V,H | 1 |  |
| ROR | Rd | Rotate Right Through Carry | $$ | Z,C,N,V | 1 |  |
| ASR | Rd | Arithmetic Shift Right | $\mathrm{Rd}(\mathrm{n}) \leftarrow \mathrm{Rd}(\mathrm{n}+1), \mathrm{n}=0 . .6$ | Z,C,N,V | 1 |  |
| SWAP | Rd | Swap Nibbles | $\operatorname{Rd}(3 . .0) \leftrightarrow \operatorname{Rd}(7 . .4)$ | None | 1 |  |
| BSET | s | Flag Set | SREG(s) $\leftarrow 1$ | SREG(s) | 1 |  |
| BCLR | $s$ | Flag Clear | SREG(s) $\leftarrow 0$ | SREG(s) | 1 |  |
| SBI | A, b | Set Bit in I/O Register | $\mathrm{I} / \mathrm{O}(\mathrm{A}, \mathrm{b}) \leftarrow 1$ | None | $1^{(5)} 2$ | 1 |
| CBI | A, b | Clear Bit in I/O Register | $\mathrm{I} / \mathrm{O}(\mathrm{A}, \mathrm{b}) \leftarrow 0$ | None | $1^{(5)} / 2$ | 1 |
| BST | $\mathrm{Rr}, \mathrm{b}$ | Bit Store from Register to T | $\mathrm{T} \leftarrow \operatorname{Rr}(\mathrm{b})$ | T | 1 |  |
| BLD | Rd, b | Bit load from T to Register | $\mathrm{Rd}(\mathrm{b}) \leftarrow \mathrm{T}$ | None | 1 |  |
| SEC |  | Set Carry | $\mathrm{C} \leftarrow 1$ | C | 1 |  |
| CLC |  | Clear Carry | $\mathrm{C} \leftarrow 0$ | C | 1 |  |
| SEN |  | Set Negative Flag | $N \leftarrow 1$ | N | 1 |  |
| CLN |  | Clear Negative Flag | $N \leftarrow 0$ | N | 1 |  |
| SEZ |  | Set Zero Flag | $\mathrm{Z} \leftarrow 1$ | Z | 1 |  |
| CLZ |  | Clear Zero Flag | $\mathrm{Z} \leftarrow 0$ | Z | 1 |  |
| SEI |  | Global Interrupt Enable | $1 \leftarrow 1$ | I | 1 |  |
| CLI |  | Global Interrupt Disable | $1 \leftarrow 0$ | 1 | 1 |  |
| SES |  | Set Signed Test Flag | $\mathrm{S} \leftarrow 1$ | S | 1 |  |
| CLS |  | Clear Signed Test Flag | $\mathrm{S} \leftarrow 0$ | S | 1 |  |
| SEV |  | Set Two's Complement Overflow | $\mathrm{V} \leftarrow 1$ | V | 1 |  |
| CLV |  | Clear Two's Complement Overflow | $V \leftarrow 0$ | V | 1 |  |
| SET |  | Set T in SREG | $\mathrm{T} \leftarrow 1$ | T | 1 |  |
| CLT |  | Clear T in SREG | $\mathrm{T} \leftarrow 0$ | T | 1 |  |
| SEH |  | Set Half Carry Flag in SREG | $\mathrm{H} \leftarrow 1$ | H | 1 |  |
| CLH |  | Clear Half Carry Flag in SREG | $\mathrm{H} \leftarrow 0$ | H | 1 |  |
| MCU Control Instructions |  |  |  |  |  |  |
| BREAK ${ }^{(1)}$ |  | Break | (See specific descr. for BREAK) | None | 1 |  |
| NOP |  | No Operation |  | None | 1 |  |
| SLEEP |  | Sleep | (see specific descr. for Sleep) | None | 1 |  |
| WDR |  | Watchdog Reset | (see specific descr. for WDR) | None | 1 |  |

Notes: 1. This instruction is not available in all devices. Refer to the device specific instruction set summary.
2. Not all variants of this instruction are available in all devices. Refer to the device specific instruction set summary.
3. Cycle times for Data memory accesses assume internal memory accesses, and are not valid for accesses via the external RAM interface.
4. One extra cycle must be added when accessing Internal SRAM.
5. Number of clock cycles for Reduced Core tinyAVR ${ }^{\circledR}$.

## 5. ADC - Add with Carry

### 5.1 Description

Adds two registers and the contents of the C Flag and places the result in the destination register Rd.
Operation:
(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd}+\mathrm{Rr}+\mathrm{C}$

| Syntax: |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| (i) Operands: |  |  |  |  |  |
| ADC Rd,Rr |  |  |  |  |  |
| 16-bit Opcode: |  |  |  |  |  |
| 0001 11rd dddd rrrr |  |  |  |  |  |

### 5.2 Status Register (SREG) Boolean Formula:

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

$\mathrm{H}: \quad \mathrm{Rd} 3 \bullet \mathrm{Rr} 3+\mathrm{Rr} 3 \bullet \overline{\mathrm{R} 3}+\overline{\mathrm{R} 3} \bullet \mathrm{Rd} 3$
Set if there was a carry from bit 3; cleared otherwise.
S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
$\mathrm{V}: \quad \mathrm{Rd} 7 \bullet \mathrm{Rr} 7 \bullet \overline{\mathrm{R7}}+\overline{\mathrm{Rd} 7} \bullet \overline{\mathrm{Rr} 7} \bullet \mathrm{R} 7$
Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
C: $\quad \mathrm{Rd} 7 \bullet \mathrm{Rr} 7+\mathrm{Rr} 7 \bullet \overline{\mathrm{R} 7}+\overline{\mathrm{R} 7} \bullet \mathrm{Rd} 7$
Set if there was carry from the MSB of the result; cleared otherwise.
$R$ (Result) equals $R d$ after the operation.

## Example:

|  | ; Add R1:R0 to R3:R2 |
| :--- | :--- |
| add r2,r0 | ; Add low byte |
| adc r3,r1 | ; Add with carry high byte |

Words: 1 (2 bytes)
Cycles: 1

## 6. ADD - Add without Carry

### 6.1 Description

Adds two registers without the C Flag and places the result in the destination register Rd.
Operation:
(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd}+\mathrm{Rr}$

Syntax: Operands: Program Counter:
(i) $\quad \mathrm{ADD} \mathrm{Rd}, \mathrm{Rr}$
$0 \leq \mathrm{d} \leq 31,0 \leq r \leq 31$
$P C \leftarrow P C+1$

16-bit Opcode:

| 0000 | 11rd | dddd | rrrr |
| :---: | :---: | :---: | :---: |

### 6.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |  |  |  |  |  |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

H: $\quad \mathrm{Rd} 3 \cdot \operatorname{Rr} 3+\operatorname{Rr} 3 \cdot \overline{\mathrm{R} 3}+\overline{\mathrm{R} 3} \cdot \mathrm{Rd} 3$
Set if there was a carry from bit 3; cleared otherwise.
S: $\quad \mathrm{N} \oplus \mathrm{V}$, for signed tests.
$\mathrm{V}: \quad \mathrm{Rd} 7 \cdot \operatorname{Rr} 7 \bullet \overline{\mathrm{R7}}+\overline{\mathrm{Rd} 7} \cdot \overline{\mathrm{Rr} 7} \bullet \mathrm{R} 7$
Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
C: $\quad \mathrm{Rd} 7 \bullet \mathrm{Rr} 7+\mathrm{Rr} 7 \bullet \overline{\mathrm{R} 7}+\overline{\mathrm{R7}} \bullet \mathrm{Rd} 7$
Set if there was carry from the MSB of the result; cleared otherwise.
$R$ (Result) equals Rd after the operation.

## Example:

```
add r1,r2 ; Add r2 to r1 (r1=r1+r2)
add r28,r28 ; Add r28 to itself (r28=r28+r28)
```

Words: 1 (2 bytes)
Cycles: 1

## 7. ADIW - Add Immediate to Word

### 7.1 Description

Adds an immediate value $(0-63)$ to a register pair and places the result in the register pair. This instruction operates on the upper four register pairs, and is well suited for operations on the pointer registers.

This instruction is not available in all devices. Refer to the device specific instruction set summary.
(i) $\quad R d+1: R d \leftarrow R d+1: R d+K$

Syntax: Operands: Program Counter:
(i) ADIW Rd+1:Rd,K $d \in\{24,26,28,30\}, 0 \leq K \leq 63 \quad P C \leftarrow P C+1$

16-bit Opcode:

| 1001 | 0110 | KKdd | KKKK |
| :--- | :--- | :--- | :--- |

### 7.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
V: $\quad \overline{\mathrm{Rdh}} \cdot \mathrm{R} 15$
Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R} 15$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 15} \cdot \overline{\mathrm{R} 14} \cdot \overline{\mathrm{R} 13} \cdot \overline{\mathrm{R} 12} \bullet \overline{\mathrm{R} 11} \cdot \overline{\mathrm{R} 10} \bullet \overline{\mathrm{R} 9} \bullet \overline{\mathrm{R} 8} \bullet \overline{\mathrm{R} 7} \bullet \overline{\mathrm{R} 6} \bullet \overline{\mathrm{R} 5} \bullet \overline{\mathrm{R} 4} \bullet \overline{\mathrm{R} 3} \bullet \overline{\mathrm{R} 2} \bullet \overline{\mathrm{R} 1} \bullet \overline{\mathrm{R} 0}$
Set if the result is \$0000; cleared otherwise.
C: $\quad \overline{\mathrm{R} 15} \cdot \mathrm{Rdh} 7$
Set if there was carry from the MSB of the result; cleared otherwise.
$R$ (Result) equals Rdh:Rdl after the operation (Rdh7-Rdh0 = R15-R8, Rdl7-RdI0=R7-R0).

## Example:

adiw r25:24,1 ; Add 1 to r25:r24
adiw ZH:ZL, 63 ; Add 63 to the Z-pointer (r31:r30)

Words: 1 (2 bytes)
Cycles: 2

## 8. AND - Logical AND

### 8.1 Description

Performs the logical AND between the contents of register Rd and register Rr and places the result in the destination register Rd.

Operation:
(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{Rr}$

Syntax: Operands: Program Counter:
(i) $\quad \mathrm{AND} \mathrm{Rd}, \mathrm{Rr}$
$0 \leq \mathrm{d} \leq 31,0 \leq r \leq 31$
$P C \leftarrow P C+1$

16-bit Opcode:

| 0010 | $00 r d$ | dddd | rrrr |
| :--- | :---: | :---: | :---: |

### 8.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\Leftrightarrow$ | $\mathbf{0}$ | $\Leftrightarrow$ | $\Leftrightarrow$ | - |

S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
V: 0
Cleared.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
$R$ (Result) equals Rd after the operation.

## Example:

| and r2,r3 | ; Bitwise and r2 and r3, result in r2 |
| :--- | :--- | :--- |
| ldi r16,1 | ; Set bitmask 00000001 in r16 |
| and r2,r16 | ; Isolate bit 0 in r2 |

Words: 1 (2 bytes)
Cycles: 1

## 9. ANDI - Logical AND with Immediate

### 9.1 Description

Performs the logical AND between the contents of register Rd and a constant and places the result in the destination register Rd.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{K}$

Syntax: Operands: Program Counter:
(i) ANDI Rd,K $16 \leq \mathrm{d} \leq 31,0 \leq \mathrm{K} \leq 255 \quad \mathrm{PC} \leftarrow \mathrm{PC}+1$

16-bit Opcode:

| 0111 | KKKK | dddd | KKKK |
| :--- | :--- | :--- | :--- |

### 9.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

S: $\quad \mathrm{N} \oplus \mathrm{V}$, for signed tests.
V: 0
Cleared.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
$R$ (Result) equals $R d$ after the operation.

## Example:

andi r17,\$0F ; Clear upper nibble of r17
andi r18,\$10 ; Isolate bit 4 in r18
andi r19,\$AA ; Clear odd bits of r19

Words: 1 (2 bytes)
Cycles: 1

## 10. ASR - Arithmetic Shift Right

### 10.1 Description

Shifts all bits in Rd one place to the right. Bit 7 is held constant. Bit 0 is loaded into the C Flag of the SREG. This operation effectively divides a signed value by two without changing its sign. The Carry Flag can be used to round the result.

Operation:
(i)


| Syntax: | Operands: |
| :--- | :--- |
| (i) | ASR Rd |

## Program Counter:

$P C \leftarrow P C+1$
16-bit Opcode:

| 1001 | 010 d | dddd | 0101 |
| :--- | :--- | :--- | :--- |

### 10.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |  |  |  |  |  |
| - | - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

S: $\quad \mathrm{N} \oplus \mathrm{V}$, for signed tests.
$\mathrm{V}: \quad \mathrm{N} \oplus \mathrm{C}$, for N and C after the shift.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
C: Rd0
Set if, before the shift, the LSB of Rd was set; cleared otherwise.
$R$ (Result) equals $R d$ after the operation.

## Example:

```
ldi r16,$10 ; Load decimal 16 into r16
asr r16 ; r16=r16 / 2
ldi r17,$FC ; Load -4 in r17
asr r17 ; r17=r17/2
```

Words: 1 (2 bytes)
Cycles: 1

## 11. BCLR - Bit Clear in SREG

### 11.1 Description

Clears a single Flag in SREG.

Operation:
(i) $\quad \operatorname{SREG}(\mathrm{s}) \leftarrow 0$

Syntax: Operands: Program Counter:
(i) $\quad \mathrm{BCLR} \mathrm{s} \quad 0 \leq \mathrm{s} \leq 7$
$P C \leftarrow P C+1$

16-bit Opcode:

| 1001 | 0100 | 1 sss | 1000 |
| :--- | :--- | :--- | :--- |

### 11.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ |  | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

$\mathrm{I}: \quad 0$ if $\mathrm{s}=7$; Unchanged otherwise.
T: $\quad 0$ if $s=6$; Unchanged otherwise.

H: $\quad 0$ if $s=5$; Unchanged otherwise.
S: $\quad 0$ if $s=4$; Unchanged otherwise.
V: $\quad 0$ if $s=3$; Unchanged otherwise.
$\mathrm{N}: \quad 0$ if $\mathrm{s}=2$; Unchanged otherwise.
$Z: \quad 0$ if $s=1$; Unchanged otherwise.
C: $\quad 0$ if $s=0$; Unchanged otherwise.

## Example:

| bclr 0 | $;$ Clear Carry Flag |  |
| :--- | :--- | :--- |
| bclr | 7 | $;$ Disable interrupts |

Words: 1 (2 bytes)
Cycles: 1

## 12. BLD - Bit Load from the T Flag in SREG to a Bit in Register

### 12.1 Description

Copies the T Flag in the SREG (Status Register) to bit b in register Rd.

| (i) | Operation: |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{Rd}(\mathrm{b}) \leftarrow \mathrm{T}$ |  |  |  |  |
|  | Syntax: |  |  |  | Program Counter: |
| (i) | BLD Rd,b |  | $31,0 \leq$ |  | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |
| 16 bit Opcode: |  |  |  |  |  |
|  | 11 | 100d | dddd |  |  |

### 12.2 Status Register (SREG) and Boolean Formula



Example:

|  | $\quad$; Copy bit |
| :--- | :--- |
| bst $r 1,2$ | $;$ Store bit 2 of r1 in $T$ Flag |
| bld r0,4 | ; Load T Flag into bit 4 of ro |

Words: 1 (2 bytes)
Cycles: 1

## 13. BRBC - Branch if Bit in SREG is Cleared

### 13.1 Description

Conditional relative branch. Tests a single bit in SREG and branches relatively to PC if the bit is cleared. This instruction branches relatively to PC in either direction (PC - $63 \leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from PC and is represented in two's complement form.

## Operation:

(i) If $S R E G(s)=0$ then $P C \leftarrow P C+k+1$, else $P C \leftarrow P C+1$

$$
\text { Syntax: } \quad \text { Operands: } \quad \text { Program Counter: }
$$

(i) $\mathrm{BRBC} \mathrm{s}, \mathrm{k} \quad 0 \leq \mathrm{s} \leq 7,-64 \leq \mathrm{k} \leq+63$
$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false
16-bit Opcode:

| 1111 | 01 kk | kkkk | ksss |
| :--- | :--- | :--- | :--- |

### 13.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{y}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Example:

```
cpi r20,5 ; Compare r20 to the value 5
brbc 1,noteq ; Branch if Zero Flag cleared
noteq:nop ; Branch destination (do nothing)
```

Words: 1 (2 bytes)
Cycles: 1 if condition is false 2 if condition is true

## 14. BRBS - Branch if Bit in SREG is Set

### 14.1 Description

Conditional relative branch. Tests a single bit in SREG and branches relatively to PC if the bit is set. This instruction branches relatively to PC in either direction (PC - $63 \leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from PC and is represented in two's complement form.

## Operation:

(i) If $S R E G(s)=1$ then $P C \leftarrow P C+k+1$, else $P C \leftarrow P C+1$

Syntax: Operands: Program Counter:
(i) $\quad \mathrm{BRBS} \mathrm{s}, \mathrm{k} \quad 0 \leq \mathrm{s} \leq 7,-64 \leq \mathrm{k} \leq+63$
$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false
16-bit Opcode:

| 1111 | 00 kk | kkkk | ksss |
| :--- | :--- | :--- | :--- |

### 14.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ |  | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | $\mathbf{C}$ |

## Example:

| bst ro,3 | ; Load $T$ bit with bit 3 of ro |
| :--- | :--- |
| brbs 6,bitset | ; Branch $T$ bit was set |
|  | $\ldots$ |
| bitset: nop |  |

Words: 1 (2 bytes)
Cycles: 1 if condition is false 2 if condition is true

## 15. BRCC - Branch if Carry Cleared

### 15.1 Description

Conditional relative branch. Tests the Carry Flag (C) and branches relatively to PC if C is cleared. This instruction branches relatively to PC in either direction (PC - $63 \leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 0,k).

## Operation:

(i) If $C=0$ then $P C \leftarrow P C+k+1$, else $P C \leftarrow P C+1$

Syntax: Operands: Program Counter:
(i) BRCC k $-64 \leq \mathrm{k} \leq+63$
$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false
16-bit Opcode:

| 1111 | 01 kk | kkkk | k 000 |
| :--- | :--- | :--- | :--- |

### 15.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ |  | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | $\mathbf{C}$ |

Example:

| add r22,r23 | ; Add r23 to r22 |
| :---: | :--- |
| brcc nocarry | ; Branch if carry cleared |
| $\ldots$ |  |
| nocarry: nop | Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false 2 if condition is true

## 16. BRCS - Branch if Carry Set

### 16.1 Description

Conditional relative branch. Tests the Carry Flag (C) and branches relatively to PC if C is set. This instruction branches relatively to PC in either direction ( $\mathrm{PC}-63 \leq$ destination $\leq \mathrm{PC}+64$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 0,k).

## Operation:

(i) If $\mathrm{C}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

Syntax: Operands: Program Counter:
(i) BRCS k $-64 \leq \mathrm{k} \leq+63$
$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false
16-bit Opcode:

| 1111 | 00 kk | kkkk | k000 |
| :--- | :--- | :--- | :--- |

### 16.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ |  | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | $\mathbf{C}$ |

Example:

| cpi r26,\$56 | $;$ Compare r26 with $\$ 56$ |
| :--- | :--- |
| brcs carry | ; Branch if carry set |
|  | $\ldots$ |
| carry: nop | ; Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false 2 if condition is true

## 17. BREAK - Break

### 17.1 Description

The BREAK instruction is used by the On-chip Debug system, and is normally not used in the application software. When the BREAK instruction is executed, the AVR CPU is set in the Stopped Mode. This gives the On-chip Debugger access to internal resources.
If any Lock bits are set, or either the JTAGEN or OCDEN Fuses are unprogrammed, the CPU will treat the BREAK instruction as a NOP and will not enter the Stopped mode.
This instruction is not available in all devices. Refer to the device specific instruction set summary.

## Operation:

(i) On-chip Debug system break.

| (i) | Syntax: BREAK | Operands: <br> None |  |  | Program Counter: $P C \leftarrow P C+1$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 16-bit Opcode: |  |  |  |  |  |
|  | 01 | 0101 | 1001 | 1000 |  |

### 17.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ |  | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | $\mathbf{C}$ |

Words: 1 (2 bytes)
Cycles: 1

## 18. BREQ - Branch if Equal

### 18.1 Description

Conditional relative branch. Tests the Zero Flag $(Z)$ and branches relatively to $P C$ if $Z$ is set. If the instruction is executed immediately after any of the instructions CP, CPI, SUB, or SUBI, the branch will occur if and only if the unsigned or signed binary number represented in Rd was equal to the unsigned or signed binary number represented in Rr . This instruction branches relatively to PC in either direction (PC - $63 \leq$ destination $\leq P C+64$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 1,k).

Operation:
If $\operatorname{Rd}=\operatorname{Rr}(Z=1)$ then $P C \leftarrow P C+k+1$, else $P C \leftarrow P C+1$
Syntax: Operands: Program Counter:
(i) BREQk
$-64 \leq \mathrm{k} \leq+63$
$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false
16-bit Opcode:

| 1111 | 00 kk | kkkk | k001 |
| :--- | :--- | :--- | :--- |

### 18.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

| cp rl,r0 | ; Compare registers rl and ro |
| :--- | :--- |
| breq equal | ; Branch if registers equal |
| $\ldots$ |  |
| equal: nop | Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false 2 if condition is true

## 19. BRGE - Branch if Greater or Equal (Signed)

### 19.1 Description

Conditional relative branch. Tests the Signed Flag ( $S$ ) and branches relatively to PC if $S$ is cleared. If the instruction is executed immediately after any of the instructions CP, CPI, SUB, or SUBI, the branch will occur if and only if the signed binary number represented in Rd was greater than or equal to the signed binary number represented in Rr . This instruction branches relatively to PC in either direction (PC - $63 \leq$ destination $\leq P C+64$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 4,k).

Operation:
(i) If $\operatorname{Rd} \geq \operatorname{Rr}(\mathrm{N} \oplus \mathrm{V}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

Syntax: Operands: Program Counter:
(i) BRGE k
$-64 \leq k \leq+63$
$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false
16-bit Opcode:

| 1111 | 01 kk | kkkk | k 100 |
| :--- | :--- | :--- | :--- |

### 19.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

| cp r11,r12 | ; Compare registers r11 and r12 |
| :---: | :--- |
| brge greateq | ; Branch if r11 $\geq$ r12 (signed) |
| $\ldots$ |  |
| greateq: nop | Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false 2 if condition is true

## 20. BRHC - Branch if Half Carry Flag is Cleared

### 20.1 Description

Conditional relative branch. Tests the Half Carry Flag (H) and branches relatively to PC if H is cleared. This instruction branches relatively to PC in either direction (PC $-63 \leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 5,k).

## Operation:

(i) If $\mathrm{H}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

Syntax: Operands: Program Counter:
(i) $\quad \mathrm{BRHCk} \quad-64 \leq \mathrm{k} \leq+63$
$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false
16-bit Opcode:

| 1111 | 01 kk | kkkk | k101 |
| :--- | :--- | :--- | :--- |

### 20.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ |  | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | $\mathbf{C}$ |

Example:

|  | brhc hclear |
| :--- | :--- |
| ... | ; Branch if Half Carry Flag cleared |
| hclear: nop | ; Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## 21. BRHS - Branch if Half Carry Flag is Set

### 21.1 Description

Conditional relative branch. Tests the Half Carry Flag $(\mathrm{H})$ and branches relatively to PC if H is set. This instruction branches relatively to PC in either direction (PC - $63 \leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 5,k).

## Operation:

(i) If $\mathrm{H}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

Syntax: Operands: Program Counter:
(i) BRHS k $-64 \leq k \leq+63$
$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false
16-bit Opcode:

| 1111 | 00 kk | kkkk | k101 |
| :---: | :---: | :---: | :---: |

### 21.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ |  | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | $\mathbf{C}$ |

Example:

|  | brhs hset |
| :--- | :--- |
|  | $\ldots$ |
| hset: | nop |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## 22. BRID - Branch if Global Interrupt is Disabled

### 22.1 Description

Conditional relative branch. Tests the Global Interrupt Flag (I) and branches relatively to PC if I is cleared. This instruction branches relatively to PC in either direction (PC - $63 \leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 7,k).

## Operation:

(i) If I $=0$ then $P C \leftarrow P C+k+1$, else $P C \leftarrow P C+1$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| (i) | $-64 \leq k \leq+63$ | $P C \leftarrow P C+k+1$ |
|  |  | $P C \leftarrow P C+1$, if condition is false |

16-bit Opcode:

| 1111 | 01 kk | kkkk | k111 |
| :---: | :---: | :---: | :---: |

### 22.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{y}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Example:

|  | brid intdis | ; Branch if interrupt disabled |
| :--- | :--- | :--- |
| intdis: | nop |  |
|  |  | ; Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## 23. BRIE - Branch if Global Interrupt is Enabled

### 23.1 Description

Conditional relative branch. Tests the Global Interrupt Flag (I) and branches relatively to PC if I is set. This instruction branches relatively to PC in either direction (PC - $63 \leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 7,k).

## Operation:

(i) If $I=1$ then $P C \leftarrow P C+k+1$, else $P C \leftarrow P C+1$

$$
\text { Syntax: } \quad \text { Operands: } \quad \text { Program Counter: }
$$

(i) BRIE $\mathrm{k} \quad-64 \leq \mathrm{k} \leq+63$
$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false
16-bit Opcode:

| 1111 | 00kk | kkkk | k111 |
| :--- | :--- | :--- | :--- |

### 23.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ |  | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | $\mathbf{C}$ |

Example:

|  | brie inten | ; Branch if interrupt enabled |
| :--- | :--- | :--- |
| inten: | nop |  |
|  |  |  |
|  |  | Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## 24. BRLO - Branch if Lower (Unsigned)

### 24.1 Description

Conditional relative branch. Tests the Carry Flag (C) and branches relatively to PC if C is set. If the instruction is executed immediately after any of the instructions CP, CPI, SUB, or SUBI, the branch will occur if and only if, the unsigned binary number represented in Rd was smaller than the unsigned binary number represented in Rr . This instruction branches relatively to PC in either direction (PC-63 $\leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 0,k).

## Operation:

(i) If $\operatorname{Rd}<\operatorname{Rr}(C=1)$ then $\mathrm{PC} \leftarrow P C+k+1$, else $P C \leftarrow P C+1$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| (i) | BRLO $k$ | $-64 \leq k \leq+63$ |

16-bit Opcode:

| 1111 | $00 k k$ | kkkk | k000 |
| :--- | :--- | :--- | :--- |

### 24.2 Status Register (SREG) and Boolean Formula

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

eor r19,r19 ; Clear r19
loop: inc r19 ; Increase r19
cpi r19,\$10 ; Compare r19 with \$10
brlo loop ; Branch if r19 < \$10 (unsigned)
nop ; Exit from loop (do nothing)

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## 25. BRLT - Branch if Less Than (Signed)

### 25.1 Description

Conditional relative branch. Tests the Signed Flag (S) and branches relatively to PC if S is set. If the instruction is executed immediately after any of the instructions CP, CPI, SUB, or SUBI, the branch will occur if and only if, the signed binary number represented in Rd was less than the signed binary number represented in Rr. This instruction branches relatively to PC in either direction ( $\mathrm{PC}-63 \leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 4,k).

## Operation:

(i) If $\operatorname{Rd}<\operatorname{Rr}(N \oplus V=1)$ then $P C \leftarrow P C+k+1$, else $P C \leftarrow P C+1$

Syntax: Operands: Program Counter:
(i) BRLT k $-64 \leq k \leq+63$
$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false
16-bit Opcode:

| 1111 | $00 k k$ | kkkk | $\mathrm{kl00}$ |
| :--- | :--- | :--- | :--- |

### 25.2 Status Register (SREG) and Boolean Formula



## Example:



Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## 26. $\mathbf{B R M I}$ - Branch if Minus

### 26.1 Description

Conditional relative branch. Tests the Negative Flag ( N ) and branches relatively to PC if N is set. This instruction branches relatively to PC in either direction (PC - $63 \leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 2,k.)

## Operation:

(i) If $\mathrm{N}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

Syntax: Operands: Program Counter:
(i) $\mathrm{BRMIk} \quad-64 \leq \mathrm{k} \leq+63$
$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false
16-bit Opcode:

| 1111 | 00 kk | kkkk | k 010 |
| :--- | :--- | :--- | :--- |

### 26.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Example:

| subi | r18,4 |  |
| :--- | :--- | :--- |
| brmi | negative | ; Brabtract 4 from r18 |
| $\ldots$ |  |  |
| negative: nop |  | Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false 2 if condition is true

## 27. BRNE - Branch if Not Equal

### 27.1 Description

Conditional relative branch. Tests the Zero Flag $(Z)$ and branches relatively to $P C$ if $Z$ is cleared. If the instruction is executed immediately after any of the instructions CP, CPI, SUB, or SUBI, the branch will occur if and only if, the unsigned or signed binary number represented in Rd was not equal to the unsigned or signed binary number represented in Rr. This instruction branches relatively to PC in either direction (PC - $63 \leq$ destination $\leq \mathrm{PC}+64$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 1,k.)

Operation:
(i) If $\operatorname{Rd} \neq \operatorname{Rr}(\mathrm{Z}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

Syntax: Operands: Program Counter:
(i) BRNE k
$-64 \leq \mathrm{k} \leq+63$
$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false
16-bit Opcode:

| 1111 | $01 k k$ | kkkk | k001 |
| :--- | :--- | :--- | :--- |

### 27.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

|  | eor | r27,r27 | ; Clear r27 |
| :--- | :--- | :--- | :--- |
| loop: | inc | r27 | ; Increase r27 |
| $\ldots$ |  |  |  |
|  | cpi | r27,5 | ; Compare r27 to 5 |
|  | brne | loop | ; Branch if r27<>5 |
|  | nop |  | ; Loop exit (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## 28. BRPL - Branch if Plus

### 28.1 Description

Conditional relative branch. Tests the Negative Flag ( N ) and branches relatively to PC if N is cleared. This instruction branches relatively to PC in either direction (PC - $63 \leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 2,k.)

## Operation:

(i) If $\mathrm{N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

Syntax: Operands: Program Counter:
(i) BRPL k $-64 \leq \mathrm{k} \leq+63$
$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false
16-bit Opcode:

| 1111 | 01 kk | kkkk | k010 |
| :--- | :--- | :--- | :--- |

### 28.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Example:

|  | subi r26,\$50 | ; Subtract $\$ 50$ from r26 |
| :--- | :--- | :--- |
| brpl positive | ; Branch if r26 positive |  |
| positive: | nop |  |

Words: 1 (2 bytes)
Cycles: 1 if condition is false 2 if condition is true

## 29. BRSH - Branch if Same or Higher (Unsigned)

### 29.1 Description

Conditional relative branch. Tests the Carry Flag (C) and branches relatively to PC if C is cleared. If the instruction is executed immediately after execution of any of the instructions CP, CPI, SUB, or SUBI the branch will occur if and only if, the unsigned binary number represented in Rd was greater than or equal to the unsigned binary number represented in Rr. This instruction branches relatively to PC in either direction (PC - $63 \leq$ destination $\leq P C+64$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 0,k.)

Operation:
(i) If $\operatorname{Rd} \geq \operatorname{Rr}(\mathrm{C}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

Syntax: Operands: Program Counter:
(i) BRSH k
$-64 \leq k \leq+63$
$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false
16-bit Opcode:

| 1111 | 01 kk | kkkk | k 000 |
| :--- | :--- | :--- | :--- |

### 29.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

|  | subi r19,4 <br> brsh highsm |
| :--- | :--- |
| $\ldots$ | ; Subtract 4 from r19 |
| highsm: | nop |

Words: 1 (2 bytes)
Cycles: 1 if condition is false 2 if condition is true

## 30. BRTC - Branch if the T Flag is Cleared

### 30.1 Description

Conditional relative branch. Tests the T Flag and branches relatively to PC if T is cleared. This instruction branches relatively to PC in either direction ( $\mathrm{PC}-63 \leq$ destination $\leq \mathrm{PC}+64$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 6,k.)

## Operation:

(i) If $\mathrm{T}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

Syntax: Operands: Program Counter:
(i) BRTC k $-64 \leq \mathrm{k} \leq+63$
$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false
16-bit Opcode:

| 1111 | 01 kk | kkkk | k 110 |
| :--- | :--- | :--- | :--- |

### 30.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Example:

| bst | r3,5 | ; Store bit 5 of r3 in $T$ Flag |
| :--- | :--- | :--- |
| brtc tclear | ; Branch if this bit was cleared |  |
|  | $\ldots$ |  |
| tclear: nop |  | Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false 2 if condition is true

## 31. BRTS - Branch if the T Flag is Set

### 31.1 Description

Conditional relative branch. Tests the T Flag and branches relatively to PC if T is set. This instruction branches relatively to PC in either direction (PC - $63 \leq$ destination $\leq \mathrm{PC}+64$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 6,k.)

## Operation:

(i) If $\mathrm{T}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

> Syntax: Operands: Program Counter:
(i) BRTS k $-64 \leq k \leq+63$
$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false
16-bit Opcode:

| 1111 | 00 kk | kkkk | k 110 |
| :--- | :--- | :--- | :--- |

### 31.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ |  | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | $\mathbf{C}$ |

Example:

| bst r3,5 | ; Store bit 5 of r3 in $T$ Flag |  |
| :--- | :--- | :--- |
| brts tset | ; Branch if this bit was set |  |
|  | $\ldots$ |  |
| tset: nop |  |  |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## 32. BRVC - Branch if Overflow Cleared

### 32.1 Description

Conditional relative branch. Tests the Overflow Flag (V) and branches relatively to PC if V is cleared. This instruction branches relatively to PC in either direction ( $\mathrm{PC}-63 \leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 3,k.)

## Operation:

(i) If $\mathrm{V}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

Syntax: Operands: Program Counter:
(i) BRVC k $-64 \leq k \leq+63$
$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false
16-bit Opcode:

| 1111 | 01 kk | kkkk | k011 |
| :--- | :--- | :--- | :--- |

### 32.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ |  | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | $\mathbf{C}$ |

Example:

| add r3,r4 | ; Add r4 to r3 |
| :--- | :--- |
| brvc noover | ; Branch if no overflow |
| . . |  |
| noover: nop | ; Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false 2 if condition is true

## 33. BRVS - Branch if Overflow Set

### 33.1 Description

Conditional relative branch. Tests the Overflow Flag (V) and branches relatively to PC if V is set. This instruction branches relatively to PC in either direction ( $\mathrm{PC}-63 \leq$ destination $\leq \mathrm{PC}+64$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 3,k.)

## Operation:

(i) If $V=1$ then $P C \leftarrow P C+k+1$, else $P C \leftarrow P C+1$

Syntax: Operands: Program Counter:
(i) BRVS k $-64 \leq k \leq+63$
$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false
16-bit Opcode:

| 1111 | 00kk | kkkk | k011 |
| :--- | :--- | :--- | :--- |

### 33.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ |  | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | $\mathbf{C}$ |

## Example:

| add | r3,r4  <br> brvs overfl | ; Branch if overflow to r3 |
| :--- | :--- | :--- |
| ... |  |  |
| overfl: | nop |  |

Words: 1 (2 bytes)
Cycles: 1 if condition is false 2 if condition is true

## 34. BSET - Bit Set in SREG

### 34.1 Description

Sets a single Flag or bit in SREG.

## Operation:

(i) $\quad \operatorname{SREG}(\mathrm{s}) \leftarrow 1$

|  | Syntax: | Operands: |  |  | Program Counter: |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (i) | BSET s |  |  |  | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |
| 16-bit Opcode: |  |  |  |  |  |
|  | 01 | 0100 | 0sss | 1000 |  |

### 34.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |  |  |  |  |  |
| $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

I: $\quad 1$ if $s=7$; Unchanged otherwise.
$\mathrm{T}: \quad 1$ if $\mathrm{s}=6$; Unchanged otherwise.
$\mathrm{H}: \quad 1$ if $\mathrm{s}=5$; Unchanged otherwise.
S: $\quad 1$ if s = 4; Unchanged otherwise.
V : $\quad 1$ if $\mathrm{s}=3$; Unchanged otherwise.
$\mathrm{N}: \quad 1$ if $\mathrm{s}=2$; Unchanged otherwise.
$Z: \quad 1$ if $s=1$; Unchanged otherwise.
C: $\quad 1$ if $s=0$; Unchanged otherwise.

## Example:

| bset | 6 |
| :--- | :--- |
| bset | 7 |

Words: 1 (2 bytes)
Cycles: 1

## 35. BST - Bit Store from Bit in Register to T Flag in SREG

### 35.1 Description

Stores bit b from Rd to the T Flag in SREG (Status Register).

|  | Operation: |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (i) | $\mathrm{T} \leftarrow \mathrm{Rd}(\mathrm{b})$ |  |  |  |  |
|  | Syntax: |  |  |  | Program Counter: |
| (i) | BST Ra,b |  | 31, $0 \leq$ |  | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |
| (i) | 16-bit Opcode: |  |  |  |  |
|  | 11 | 1d | dddd |  |  |

35.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{y}$ | $\mathbf{N}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{C}$ | $\mathbf{Z}$ | $\mathbf{C}$ |  |  |  |  |  |
| - | $\Leftrightarrow$ | - | - | - | - | - | - |

$\mathrm{T}: \quad 0$ if bit b in Rd is cleared. Set to 1 otherwise.
Example:


Words: 1 (2 bytes)
Cycles: 1

## 36. CALL - Long Call to a Subroutine

### 36.1 Description

Calls to a subroutine within the entire Program memory. The return address (to the instruction after the CALL) will be stored onto the Stack. (See also RCALL). The Stack Pointer uses a post-decrement scheme during CALL.
This instruction is not available in all devices. Refer to the device specific instruction set summary.

## Operation:

(i) $\mathrm{PC} \leftarrow \mathrm{k}$

Devices with 16 bits PC, 128KB Program memory maximum.
(ii) $\mathrm{PC} \leftarrow \mathrm{k}$
(i) Syntax:

Operands: Program CounterStack:
$0 \leq \mathrm{k}<64 \mathrm{~K} \quad \mathrm{PC} \leftarrow \mathrm{k} \quad \mathrm{STACK} \leftarrow \mathrm{PC}+2$
$\mathrm{SP} \leftarrow \mathrm{SP}-2$, (2 bytes, 16 bits)
(ii) CALL k
$0 \leq k<4 M \quad P C \leftarrow k$
STACK $\leftarrow \mathrm{PC}+2$
$\mathrm{SP} \leftarrow \mathrm{SP}-3$ (3 bytes, 22 bits)

32-bit Opcode:

| 1001 | 010 k | kkkk | 111 k |
| :---: | :---: | :---: | :---: |
| kkkk | kkkk | kkkk | kkkk |

### 36.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## Example:



Words:
Cycles:
Cycles XMEGA ${ }^{\circledR}$ :

2 (4 bytes)
4 devices with 16 bit PC
5 devices with 22 bit PC
3 devices with 16 bit PC 4 devices with 22 bit PC

## 37. CBI - Clear Bit in I/O Register

### 37.1 Description

Clears a specified bit in an I/O Register. This instruction operates on the lower 32 I/O Registers - addresses 031.

Operation:
(i) $\quad \mathrm{l} / \mathrm{O}(\mathrm{A}, \mathrm{b}) \leftarrow 0$
Syntax: Operands: Program Counter:
(i) $\quad \mathrm{CBI} \mathrm{A}, \mathrm{b} \quad 0 \leq \mathrm{A} \leq 31,0 \leq \mathrm{b} \leq 7 \quad \mathrm{PC} \leftarrow \mathrm{PC}+1$

16-bit Opcode:

| 1001 | 1000 | AAAA | Abbb |
| :---: | :---: | :---: | :---: |

### 37.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Example:
cbi $\$ 12,7$; Clear bit 7 in Port D

Words:
1 (2 bytes)
Cycles:
2
Cycles XMEGA: 1
Cycles Reduced Core tinyAVR: 1

## 38. CBR - Clear Bits in Register

### 38.1 Description

Clears the specified bits in register Rd. Performs the logical AND between the contents of register Rd and the complement of the constant mask K. The result will be placed in register Rd.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd} \bullet(\$ F F-K)$

|  | Syntax: | Operands: |
| :--- | :--- | :--- |
| (i) | Program Counter |  |
| CBR Rd, K | $16 \leq \mathrm{d} \leq 31,0 \leq \mathrm{K} \leq 255$ | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |

16-bit Opcode: (see ANDI with K complemented)

### 38.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\Leftrightarrow$ | $\mathbf{0}$ | $\Leftrightarrow$ | $\Leftrightarrow$ | - |

S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
V: 0
Cleared.

N: R7
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \bullet \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
$R$ (Result) equals $R d$ after the operation.
Example:

| cbr | r16,\$F0 | ; Clear upper nibble of r16 |
| :--- | :--- | :--- |
| cbr | r18,1 | ; Clear bit 0 in r18 |

Words: 1 (2 bytes)
Cycles: 1

## 39. CLC - Clear Carry Flag

### 39.1 Description

Clears the Carry Flag (C) in SREG (Status Register).
Operation:

(i) |  |  |  |
| :--- | :--- | :--- |
| Syntax: | Operands: |  |
| CLC | None | Program Counter: |
| 16-bit Opcode: |  | PC $\leftarrow P C+1$ |

| 1001 | 0100 | 1000 | 1000 |
| :--- | :--- | :--- | :--- |

### 39.2 Status Register (SREG) and Boolean Formula



C: 0
Carry Flag cleared.
Example:

| add ro,r0 | ; Add r0 to itself |
| :--- | :--- |
| clc | ; Clear Carry Flag |

Words: 1 (2 bytes)
Cycles: 1

## 40. CLH - Clear Half Carry Flag

### 40.1 Description

Clears the Half Carry Flag (H) in SREG (Status Register).

|  | Operation: |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (i) | $\mathrm{H} \leftarrow 0$ |  |  |  |  |
|  | Syntax: | Operan |  |  | Program Counter: |
| (i) | CLH | None |  |  | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |
| 16-bit Opcode: |  |  |  |  |  |
|  | 01 | 0100 | 1101 | 1000 |  |

### 40.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{~}$ | $\mathbf{C}$ |  |  |  |  |  |
| - | - | $\mathbf{0}$ | - | - | - | - | - |

H: 0
Half Carry Flag cleared.
Example:
clh ; Clear the Half Carry Flag

Words: 1 (2 bytes)
Cycles: 1

## 41. CLI - Clear Global Interrupt Flag

### 41.1 Description

Clears the Global Interrupt Flag (I) in SREG (Status Register). The interrupts will be immediately disabled. No interrupt will be executed after the CLI instruction, even if it occurs simultaneously with the CLI instruction.

## Operation:

(i) $\mathrm{I} \leftarrow 0$

| Syntax: |  |  |
| :--- | :--- | :--- | Operands: $\quad$| Program Counter: |
| :--- |
| CLI |
| (i) |

### 41.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{0}$ | - | - | - | - | - | - | - |  |

I: $\quad 0$
Global Interrupt Flag cleared.

## Example:

```
in temp, SREG ; Store SREG value (temp must be defined by user)
        cli ; Disable interrupts during timed sequence
        sbi EECR, EEMWE; Start EEPROM write
        EECR, EEWE
        out SREG, temp ; Restore SREG value (I-Flag)
```

Words: 1 (2 bytes)
Cycles: 1

## 42. CLN - Clear Negative Flag

### 42.1 Description

Clears the Negative Flag ( N ) in SREG (Status Register).

|  | Operation: |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (i) | $\mathrm{N} \leftarrow 0$ |  |  |  |  |
|  | Syntax: | Operan |  |  | Program Counter: |
| (i) | CLN | None |  |  | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |
| 16-bit Opcode: |  |  |  |  |  |
|  | 01 | 0100 | 1010 | 1000 |  |

### 42.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{Z}$ | $\mathbf{C}$ |  |  |  |  |  |
| - | - | - | - | - | $\mathbf{0}$ | - | - |

$\mathrm{N}: \quad 0$
Negative Flag cleared.
Example:

| add $r 2, r 3$ | $;$ Add r3 to r2 |
| :--- | :--- |
| cln |  |
|  | ; Clear Negative Flag |

Words: 1 (2 bytes)
Cycles: 1

## 43. CLR - Clear Register

### 43.1 Description

Clears a register. This instruction performs an Exclusive OR between a register and itself. This will clear all bits in the register.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd} \oplus \mathrm{Rd}$

| (i) | Syntax: | Operands: |  |  | Program Counter:$P C \leftarrow P C+1$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CLR Rd |  |  |  |  |
| 16-bit Opcode: (see EOR Rd,Rd) |  |  |  |  |  |
|  | 10 | 01dd | dddd | dddd |  |

### 43.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | - |

S: 0
Cleared.
V: 0
Cleared.
$\mathrm{N}: \quad 0$
Cleared.
Z: 1
Set.
$R$ (Result) equals $R d$ after the operation.

## Example:

| clr r18 | ; clear r18 |  |
| :--- | :--- | :--- |
| inc r18 | ; increase r18 |  |
| $\ldots$ |  |  |
|  | cpi r18,\$50 | ; Compare r18 to $\$ 50$ |
|  | brne loop |  |

Words: 1 (2 bytes)
Cycles: 1

## 44. CLS - Clear Signed Flag

### 44.1 Description

Clears the Signed Flag (S) in SREG (Status Register).


### 44.2 Status Register (SREG) and Boolean Formula

| I | T | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\mathbf{O}$ | - | - | - | - |

S: 0
Signed Flag cleared.
Example:

| add r2,r3 | ; Add r3 to r2 |
| :--- | :--- |
| cls | ; Clear Signed Flag |

Words: 1 (2 bytes)
Cycles: 1

## 45. CLT - Clear T Flag

### 45.1 Description

Clears the T Flag in SREG (Status Register).


### 45.2 Status Register (SREG) and Boolean Formula

| I | T | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | $\mathbf{0}$ | - | - | - | - | - | - |

T: 0
T Flag cleared.
Example:
clt
; Clear T Flag

Words: 1 (2 bytes)
Cycles: 1

## 46. CLV - Clear Overflow Flag

### 46.1 Description

Clears the Overflow Flag (V) in SREG (Status Register).

|  | Operation: |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (i) | $\mathrm{V} \leftarrow 0$ |  |  |  |  |
|  | Syntax: |  |  |  | Program Counter: |
| (i) | CLV | No |  |  | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |
| 16-bit Opcode: |  |  |  |  |  |
|  | 01 | 0100 | 1011 | 1000 |  |

### 46.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

V: 0
Overflow Flag cleared
Example:

| add $\quad$ 2,r3 | ; Add r3 to r2 |
| :--- | :--- |
| clv |  |
|  |  |

Words: 1 (2 bytes)
Cycles: 1

## 47. CLZ - Clear Zero Flag

### 47.1 Description

Clears the Zero Flag (Z) in SREG (Status Register).

|  | Operation: |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (i) | $\mathrm{Z} \leftarrow 0$ |  |  |  |  |
|  | Syntax: | Operan |  |  | Program Counter: |
| (i) | CLZ | None |  |  | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |
| 16-bit Opcode: |  |  |  |  |  |
|  | 01 | 0100 | 1001 | 1000 |  |

### 47.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Z: 0
Zero Flag cleared.

## Example:

$$
\begin{array}{ll}
\text { add r2,r3 } & ; \text { Add r3 to r2 } \\
\text { clz } & ; \text { Clear zero }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1

## 48. COM - One's Complement

### 48.1 Description

This instruction performs a One's Complement of register Rd.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \$ \mathrm{FF}-\mathrm{Rd}$

| (i) | Syntax: | Operands: |  |  | Program Counter:$P C \leftarrow P C+1$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | COM Rd | $0 \leq \mathrm{d} \leq$ |  |  |  |
| 16-bit Opcode: |  |  |  |  |  |
|  | 01 | 010d | dddd | 0000 |  |

### 48.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

S: $\quad \mathrm{N} \oplus \mathrm{V}$ For signed tests.

V: 0 Cleared.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; Cleared otherwise.

C: 1
Set.
$R$ (Result) equals Rd after the operation.

## Example:

| com r4 | r Take one's complement of r4 |  |
| :--- | :--- | :--- |
| breq | zero | ; Branch if zero |
| $\ldots$ |  |  |
| zero: nop |  | Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1

## 49. CP - Compare

### 49.1 Description

This instruction performs a compare between two registers Rd and Rr. None of the registers are changed. All conditional branches can be used after this instruction.

## Operation:

(i) $\mathrm{Rd}-\mathrm{Rr}$
Syntax: Operands: Program Counter:
(i) $\mathrm{CPRa}, \mathrm{Rr}$
$0 \leq d \leq 31,0 \leq r \leq 31$
$P C \leftarrow P C+1$
16-bit Opcode:

| 0001 | 01rd | dddd | rrrr |
| :--- | :--- | :--- | :--- |

### 49.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

$\mathrm{H}: \quad \overline{\mathrm{Rd} 3} \cdot \mathrm{Rr} 3+\mathrm{Rr} 3 \cdot \mathrm{R} 3+\mathrm{R} 3 \cdot \mathrm{Rd} 3$
Set if there was a borrow from bit 3; cleared otherwise.
S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
V: $\quad \mathrm{Rd} 7 \bullet \overline{\mathrm{Rr}} \cdot \overline{\mathrm{R7}}+\overline{\mathrm{Rd} 7} \bullet \mathrm{Rr} 7 \bullet \mathrm{R} 7$
Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
$\mathrm{C}: \quad \overline{\mathrm{Rd} 7} \cdot \mathrm{Rr} 7+\mathrm{Rr} 7 \bullet \mathrm{R} 7+\mathrm{R} 7 \cdot \mathrm{Rd} 7$
Set if the absolute value of the contents of $R r$ is larger than the absolute value of $R d$; cleared otherwise.
$R$ (Result) after the operation.
Example:

| cp r4,r19 | ; Compare r4 with r19 |
| :---: | :--- |
| brne noteq | ; Branch if r4 <> r19 |
|  | .. |
| noteq: nop | ; Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1

## 50. CPC - Compare with Carry

### 50.1 Description

This instruction performs a compare between two registers Rd and Rr and also takes into account the previous carry. None of the registers are changed. All conditional branches can be used after this instruction.

## Operation:

(i) $\mathrm{Rd}-\mathrm{Rr}-\mathrm{C}$

Syntax: Operands: Program Counter:
(i) CPC Rd Rr
$0 \leq \mathrm{d} \leq 31,0 \leq r \leq 31$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
16-bit Opcode:

| 0000 | 01rd | dddd | rrrr |
| :--- | :---: | :---: | :---: |

### 50.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

$\mathrm{H}: \quad \overline{\mathrm{Rd} 3} \cdot \mathrm{Rr} 3+\mathrm{Rr} 3 \cdot \mathrm{R} 3+\mathrm{R} 3 \cdot \overline{\mathrm{Rd} 3}$
Set if there was a borrow from bit 3; cleared otherwise.
S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
$\mathrm{V}: \quad \mathrm{Rd} 7 \bullet \overline{\mathrm{Rr} 7} \cdot \overline{\mathrm{R7}}+\overline{\mathrm{Rd} 7} \bullet \mathrm{Rr} 7 \bullet \mathrm{R} 7$
Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0} \cdot \mathrm{Z}$
Previous value remains unchanged when the result is zero; cleared otherwise.
C: $\quad \overline{\mathrm{Rd} 7} \bullet \mathrm{Rr} 7+\mathrm{Rr} 7 \bullet \mathrm{R} 7+\mathrm{R} 7 \bullet \overline{\mathrm{Rd} 7}$
Set if the absolute value of the contents of Rr plus previous carry is larger than the absolute value of Rd ; cleared otherwise.
$R$ (Result) after the operation.

## Example:

|  |  | ; Compare r3:r2 with r1:r0 |
| :--- | :--- | :--- |
| cp | $\mathrm{r2,r0}$ | ; Compare low byte |
| cpc | $\mathrm{r3,r1}$ | ; Compare high byte |
| brne | noteq | ; Branch if not equal |
| $\ldots$ |  |  |
| noteqnop  | ; Branch destination (do nothing) |  |

Words: 1 (2 bytes)
Cycles: 1

## 51. CPI - Compare with Immediate

### 51.1 Description

This instruction performs a compare between register Rd and a constant. The register is not changed. All conditional branches can be used after this instruction.

| (i) | Operation: |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Rd-K |  |  |  |  |
| (i) | Syntax: | Operands: |  |  | Program Counter: |
|  | CPI Rd, K |  | $31,0 \leq$ |  | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |
|  | 16-bit Opcode: |  |  |  |  |
|  | 11 | кккк | dddd | кKкK |  |

### 51.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

$\mathrm{H}: \quad \overline{\mathrm{Rd} 3} \cdot \mathrm{~K} 3+\mathrm{K} 3 \cdot \mathrm{R} 3+\mathrm{R} 3 \cdot \overline{\mathrm{Rd} 3}$
Set if there was a borrow from bit 3; cleared otherwise.
S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
$\mathrm{V}: \quad \mathrm{Rd} 7 \bullet \overline{\mathrm{~K} 7} \bullet \overline{\mathrm{R} 7}+\overline{\mathrm{Rd} 7} \bullet \mathrm{~K} 7 \bullet \mathrm{R} 7$
Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
C: $\quad \overline{\mathrm{Rd} 7} \bullet \mathrm{~K} 7+\mathrm{K} 7 \bullet \mathrm{R} 7+\mathrm{R} 7 \bullet \overline{\mathrm{Rd} 7}$
Set if the absolute value of K is larger than the absolute value of Rd; cleared otherwise.
$R$ (Result) after the operation.

## Example:

| cpi | r19,3 | ; Compare r19 with 3 |
| :--- | :--- | :--- |
| brne error | ; Branch if r19<>3 |  |
| ... |  |  |
| error: nop |  | Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1

## 52. CPSE - Compare Skip if Equal

### 52.1 Description

This instruction performs a compare between two registers $R d$ and $\operatorname{Rr}$, and skips the next instruction if $\mathrm{Rd}=\mathrm{Rr}$.

## Operation:

(i) If $\mathrm{Rd}=\mathrm{Rr}$ then $\mathrm{PC} \leftarrow \mathrm{PC}+2$ (or 3) else $\mathrm{PC} \leftarrow \mathrm{PC}+1$
Syntax:

## Operands:

## Program Counter:

(i) CPSE Rd, Rr $0 \leq d \leq 31,0 \leq r \leq 31$
$P C \leftarrow P C+1$, Condition false - no skip
$\mathrm{PC} \leftarrow \mathrm{PC}+2$, Skip a one word instruction
$P C \leftarrow P C+3$, Skip a two word instruction
16-bit Opcode:

| 0001 | $00 r d$ | dddd | $\operatorname{rrrr}$ |
| :--- | :--- | :--- | :--- |

### 52.2 Status Register (SREG) and Boolean Formula

| I | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

| inc | $r 4$ | $;$ Increase r4 |
| :--- | :--- | :--- |
| cpse | $r 4, r 0$ | $;$ Compare r4 to r0 |
| neg | $r 4$ | $;$ Only executed if r4<>r0 |
| nop |  | $;$ Continue (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false (no skip)
2 if condition is true (skip is executed) and the instruction skipped is 1 word
3 if condition is true (skip is executed) and the instruction skipped is 2 words

## 53. DEC - Decrement

### 53.1 Description

Subtracts one -1- from the contents of register Rd and places the result in the destination register Rd.
The C Flag in SREG is not affected by the operation, thus allowing the DEC instruction to be used on a loop counter in multiple-precision computations.
When operating on unsigned values, only BREQ and BRNE branches can be expected to perform consistently. When operating on two's complement values, all signed branches are available.

Operation:
(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd}-1$

| (i) | Syntax: | Operands: |  |  | Program Counter: |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | DEC Rd |  |  |  | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |
| 16-bit Opcode: |  |  |  |  |  |
|  | 1001 | 010d | dddd | 1010 |  |

### 53.2 Status Register and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{-}$ | - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | - |

S: $\quad \mathrm{N} \oplus \mathrm{V}$
For signed tests.
$\mathrm{V}: \quad \overline{\mathrm{R} 7} \cdot \mathrm{R} 6 \bullet \mathrm{R} 5 \cdot \mathrm{R} 4 \cdot \mathrm{R} 3 \cdot \mathrm{R} 2 \cdot \mathrm{R} 1 \cdot \mathrm{R} 0$
Set if two's complement overflow resulted from the operation; cleared otherwise. Two's complement overflow occurs if and only if Rd was $\$ 80$ before the operation.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; Cleared otherwise.
$R$ (Result) equals $R d$ after the operation.

## Example:

loop: | ldi $r 17, \$ 10$ | $;$ Load constant in r17 |  |
| :--- | :--- | :--- |
| add r1,r2 | $;$ Add r2 to r1 |  |
| dec r17 | $;$ Decrement r17 |  |
| brne loop | $;$ Branch if r17<>0 |  |
| nop |  | $;$ Continue (do nothing) |

Words: 1 (2 bytes)
Cycles: 1

## 54. DES - Data Encryption Standard

### 54.1 Description

The module is an instruction set extension to the AVR CPU, performing DES iterations. The 64-bit data block (plaintext or ciphertext) is placed in the CPU register file, registers R0-R7, where LSB of data is placed in LSB of R0 and MSB of data is placed in MSB of R7. The full 64-bit key (including parity bits) is placed in registers R8R15, organized in the register file with LSB of key in LSB of R8 and MSB of key in MSB of R15. Executing one DES instruction performs one round in the DES algorithm. Sixteen rounds must be executed in increasing order to form the correct DES ciphertext or plaintext. Intermediate results are stored in the register file (R0-R15) after each DES instruction. The instruction's operand $(K)$ determines which round is executed, and the half carry flag $(\mathrm{H})$ determines whether encryption or decryption is performed.

The DES algorithm is described in "Specifications for the Data Encryption Standard" (Federal Information Processing Standards Publication 46). Intermediate results in this implementation differ from the standard because the initial permutation and the inverse initial permutation are performed each iteration. This does not affect the result in the final ciphertext or plaintext, but reduces execution time.

## Operation:

(i) If $\mathrm{H}=0$ then

Encrypt round (R7-R0, R15-R8, K)
If $\mathrm{H}=1$ then
Decrypt round (R7-R0, R15-R8, K)

Syntax:
(i) DES K

Operands:
$0 x 00 \leq K \leq 0 x 0 F$

## Program Counter:

$P C \leftarrow P C+1$

16-bit Opcode:

| 1001 | 0100 | KKKK | 1011 |
| :--- | :--- | :--- | :--- |

## Example:

```
DES 0x00
DES 0x01
DES OxOE
DES OxOF
```

Words:
Cycles: $1\left(2^{(1)}\right)$
Note: 1. If the DES instruction is succeeding a non-DES instruction, an extra cycle is inserted.

## 55. EICALL - Extended Indirect Call to Subroutine

### 55.1 Description

Indirect call of a subroutine pointed to by the $Z$ (16 bits) Pointer Register in the Register File and the EIND Register in the I/O space. This instruction allows for indirect calls to the entire 4M (words) Program memory space. See also ICALL. The Stack Pointer uses a post-decrement scheme during EICALL.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

## Operation:

(i) $\quad \mathrm{PC}(15: 0) \leftarrow \mathrm{Z}(15: 0)$
$P C(21: 16) \leftarrow E I N D$

| Syntax: | Operands: | Program Counter: | Stack: |
| :--- | :--- | :--- | :--- |
| (i) | EICALL | None | See Operation |

16-bit Opcode:

| 1001 | 0101 | 0001 | 1001 |
| :--- | :--- | :--- | :--- |

### 55.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

Example:
ldi r16,\$05 ; Set up EIND and Z-pointer
out EIND,r16
ldi r30,\$00
ldi r31,\$10
eicall ; Call to \$051000

Words:
Cycles:
Cycles XMEGA:

1 (2 bytes)
4 (only implemented in devices with 22 bit PC)
3 (only implemented in devices with 22 bit PC)

## 56. EIJMP - Extended Indirect Jump

### 56.1 Description

Indirect jump to the address pointed to by the $Z$ (16 bits) Pointer Register in the Register File and the EIND Register in the I/O space. This instruction allows for indirect jumps to the entire 4M (words) Program memory space. See also IJMP.
This instruction is not available in all devices. Refer to the device specific instruction set summary.

## Operation:

(i) $\mathrm{PC}(15: 0) \leftarrow \mathrm{Z}(15: 0)$
$\mathrm{PC}(21: 16) \leftarrow$ EIND

| Syntax: | Operands: | Program Counter: | Stack: |
| :--- | :--- | :--- | :--- |
| (i) | ElJMP | None | See Operation |

16-bit Opcode:

| 1001 | 0100 | 0001 | 1001 |
| :--- | :--- | :--- | :--- |

### 56.2 Status Register (SREG) and Boolean Formula

| I | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

| ldi | r16,\$05 ; Set up EIND and Z-pointer |
| :--- | :--- |
| out | EIND,r16 |
| ldi | r30,\$00 |
| ldi | r31,\$10 |
| eijmp |  |

Words: 1 (2 bytes)
Cycles: 2

## 57. ELPM - Extended Load Program Memory

### 57.1 Description

Loads one byte pointed to by the Z-register and the RAMPZ Register in the I/O space, and places this byte in the destination register Rd. This instruction features a 100\% space effective constant initialization or constant data fetch. The Program memory is organized in 16-bit words while the Z-pointer is a byte address. Thus, the least significant bit of the $Z$-pointer selects either low byte $\left(Z_{L S B}=0\right)$ or high byte $\left(Z_{L S B}=1\right)$. This instruction can address the entire Program memory space. The Z-pointer Register can either be left unchanged by the operation, or it can be incremented. The incrementation applies to the entire 24-bit concatenation of the RAMPZ and Z-pointer Registers.

Devices with Self-Programming capability can use the ELPM instruction to read the Fuse and Lock bit value. Refer to the device documentation for a detailed description.

This instruction is not available in all devices. Refer to the device specific instruction set summary.
The result of these combinations is undefined:
ELPM r30, Z+
ELPM r31, Z+

## Operation: Comment:

(i) $R 0 \leftarrow(R A M P Z: Z)$ RAMPZ:Z: Unchanged, R0 implied destination register
(ii) $\operatorname{Rd} \leftarrow(R A M P Z: Z)$ RAMPZ:Z: Unchanged
(iii) $\operatorname{Rd} \leftarrow(R A M P Z: Z)(R A M P Z: Z) \leftarrow(R A M P Z: Z)+1 R A M P Z: Z:$ Post incremented

Syntax:Operands:
Program Counter:
(i) ELPMNone, R0 impliedPC $\leftarrow \mathrm{PC}+1$
(ii) ELPM Rd, Z0 $\leq \mathrm{d} \leq 31 \mathrm{PC} \leftarrow \mathrm{PC}+1$
(iii) ELPM Rd, $\mathrm{Z}+0 \leq \mathrm{d} \leq 31 \mathrm{PC} \leftarrow \mathrm{PC}+1$

16 bit Opcode:

| (i) | 1001 | 0101 | 1101 | 1000 |
| :--- | :--- | :--- | :--- | :--- |
| (ii) | 1001 | 000 d | dddd | 0110 |
| (iii) | 1001 | 000 d | dddd | 0111 |

### 57.2 Status Register (SREG) and Boolean Formula



## Example:

```
ldi ZL, byte3(Table_1<<1); Initialize Z-pointer
out RAMPZ, ZL
ldi ZH, byte2(Table_1<<1)
ldi ZL, byte1(Table_1<<1)
elpm r16, Z+ ; Load constant from Program
; memory pointed to by RAMPZ:Z (Z is r31:r30)
```

Table_1:
.dw $0 \times 3738 \quad ; \quad 0 \times 38$ is addressed when $Z_{\text {LSB }}=0$
; $0 \times 37$ is addressed when $Z_{\text {LSB }}=1$

Words: 1 (2 bytes)
Cycles: 3

## 58. EOR - Exclusive OR

### 58.1 Description

Performs the logical EOR between the contents of register Rd and register Rr and places the result in the destination register Rd.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd} \oplus \mathrm{Rr}$

| (i) | Syntax: | Operands: |  |  | Program Counter: |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | EOR Rd, Rr | $0 \leq \mathrm{d} \leq 31,0 \leq r \leq 31$ |  |  | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |
| 16-bit Opcode: |  |  |  |  |  |
|  | 10 | 01rd | dddd | rrrr |  |

### 58.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\Leftrightarrow$ | $\mathbf{0}$ | $\Leftrightarrow$ | $\Leftrightarrow$ | - |

$\mathrm{S}: \quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
V: 0
Cleared.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
$R$ (Result) equals $R d$ after the operation.

## Example:

| eor | $r 4, r 4$ | $;$ Clear r4 |
| :--- | :--- | :--- |
| eor | $r 0, r 22$ | $;$ Bitwise exclusive or between r0 and r22 |

Words: 1 (2 bytes)
Cycles: 1

## 59. FMUL - Fractional Multiply Unsigned

### 59.1 Description

This instruction performs 8 -bit $\times 8$-bit $\rightarrow 16$-bit unsigned multiplication and shifts the result one bit left.


Let (N.Q) denote a fractional number with $N$ binary digits left of the radix point, and Q binary digits right of the radix point. A multiplication between two numbers in the formats (N1.Q1) and (N2.Q2) results in the format $((\mathrm{N} 1+\mathrm{N} 2) .(\mathrm{Q} 1+\mathrm{Q} 2))$. For signal processing applications, the format (1.7) is widely used for the inputs, resulting in a (2.14) format for the product. A left shift is required for the high byte of the product to be in the same format as the inputs. The FMUL instruction incorporates the shift operation in the same number of cycles as MUL.

The (1.7) format is most commonly used with signed numbers, while FMUL performs an unsigned multiplication. This instruction is therefore most useful for calculating one of the partial products when performing a signed multiplication with 16 -bit inputs in the (1.15) format, yielding a result in the (1.31) format. Note: the result of the FMUL operation may suffer from a 2's complement overflow if interpreted as a number in the (1.15) format. The MSB of the multiplication before shifting must be taken into account, and is found in the carry bit. See the following example.

The multiplicand Rd and the multiplier Rr are two registers containing unsigned fractional numbers where the implicit radix point lies between bit 6 and bit 7. The 16-bit unsigned fractional product with the implicit radix point between bit 14 and bit 15 is placed in R1 (high byte) and R0 (low byte).
This instruction is not available in all devices. Refer to the device specific instruction set summary.

Operation:
(i) $\quad \mathrm{R} 1: \mathrm{R0} \leftarrow \mathrm{Rd} \times \operatorname{Rr} \quad$ (unsigned $(1.15) \leftarrow$ unsigned (1.7) $\times$ unsigned (1.7))

Syntax: Operands: Program Counter:
(i) $\quad \mathrm{FMUL} R d, \mathrm{Rr}$
$16 \leq \mathrm{d} \leq 23,16 \leq r \leq 23$
$P C \leftarrow P C+1$
16-bit Opcode:

| 0000 | 0011 | 0ddd | 1rrr |
| :--- | :--- | :--- | :--- |

### 59.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | $\Leftrightarrow$ | $\Leftrightarrow$ |  |

C: R16
Set if bit 15 of the result before left shift is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 15} \cdot \overline{\mathrm{R} 14} \cdot \overline{\mathrm{R} 13} \cdot \overline{\mathrm{R} 12} \cdot \overline{\mathrm{R} 11} \cdot \overline{\mathrm{R} 10} \cdot \overline{\mathrm{R} 9} \cdot \overline{\mathrm{R} 8} \cdot \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is \$0000; cleared otherwise.
$R$ (Result) equals $R 1, R 0$ after the operation.

## Example:

```
;*******************************************************************************
;* DESCRIPTION
;*Signed fractional multiply of two 16-bit numbers with 32-bit result.
;* USAGE
;*r19:r18:r17:r16 = ( r23:r22 * r21:r20 ) << 1
fmuls16x16_32:
    clrr2
    fmulsr23, r21;((signed)ah * (signed)bh) << 1
    movwr19:r18, r1:r0
    fmulr22, r20;(al * bl) << 1
    adcr18, r2
    movwr17:r16, r1:r0
    fmulsur23, r20;((signed)ah * bl) << 1
    sbcr19, r2
    addr17, r0
    adcr18, r1
    adcr19, r2
    fmulsur21, r22;((signed)bh * al) << 1
    sbcr19, r2
    addr17, ro
    adcr18, r1
    adcr19, r2
```

Words: 1 (2 bytes)
Cycles: 2

## 60. FMULS - Fractional Multiply Signed

### 60.1 Description

This instruction performs 8 -bit $\times 8$-bit $\rightarrow 16$-bit signed multiplication and shifts the result one bit left.


Let (N.Q) denote a fractional number with $N$ binary digits left of the radix point, and Q binary digits right of the radix point. A multiplication between two numbers in the formats (N1.Q1) and (N2.Q2) results in the format $((\mathrm{N} 1+\mathrm{N} 2) .(\mathrm{Q} 1+\mathrm{Q} 2))$. For signal processing applications, the format (1.7) is widely used for the inputs, resulting in a (2.14) format for the product. A left shift is required for the high byte of the product to be in the same format as the inputs. The FMULS instruction incorporates the shift operation in the same number of cycles as MULS.

The multiplicand Rd and the multiplier Rr are two registers containing signed fractional numbers where the implicit radix point lies between bit 6 and bit 7 . The 16-bit signed fractional product with the implicit radix point between bit 14 and bit 15 is placed in R1 (high byte) and R0 (low byte).

Note that when multiplying $0 \times 80(-1)$ with $0 \times 80(-1)$, the result of the shift operation is $0 \times 8000(-1)$. The shift operation thus gives a two's complement overflow. This must be checked and handled by software.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

## Operation:

(i)
$\mathrm{R} 1: \mathrm{R0} \leftarrow \mathrm{Rd} \times \operatorname{Rr} \quad$ (signed $(1.15) \leftarrow \operatorname{signed}(1.7) \times$ signed $(1.7)$ )
Syntax: Operands: Program Counter:
(i) FMULS Rd,Rr $16 \leq \mathrm{d} \leq 23,16 \leq \mathrm{r} \leq 23 \quad \mathrm{PC} \leftarrow \mathrm{PC}+1$

16-bit Opcode:

| 0000 | 0011 | $1 d d d$ | Orrr |
| :---: | :---: | :---: | :---: |

### 60.2 Status Register (SREG) and Boolean Formula

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | $\Leftrightarrow$ | $\Leftrightarrow$ |

C: R16
Set if bit 15 of the result before left shift is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 15} \cdot \overline{\mathrm{R} 14} \cdot \overline{\mathrm{R} 13} \cdot \overline{\mathrm{R} 12} \bullet \overline{\mathrm{R} 11} \cdot \overline{\mathrm{R} 10} \bullet \overline{\mathrm{R} 9} \bullet \overline{\mathrm{R} 8} \bullet \overline{\mathrm{R} 7} \bullet \overline{\mathrm{R} 6} \bullet \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \bullet \overline{\mathrm{R} 3} \bullet \overline{\mathrm{R} 2} \bullet \overline{\mathrm{R} 1} \bullet \overline{\mathrm{R} 0}$
Set if the result is \$0000; cleared otherwise.
$R$ (Result) equals $R 1, R 0$ after the operation.
Example:
fmuls r23, r22 ; Multiply signed r23 and r22 in (1.7) format, result in (1.15) format
movw r23:r22,r1:r0 ; Copy result back in r23:r22
Words: 1 (2 bytes)
Cycles: 2

## 61. FMULSU - Fractional Multiply Signed with Unsigned

### 61.1 Description

This instruction performs 8 -bit $\times 8$-bit $\rightarrow 16$-bit signed multiplication and shifts the result one bit left.


Let (N.Q) denote a fractional number with $N$ binary digits left of the radix point, and $Q$ binary digits right of the radix point. A multiplication between two numbers in the formats (N1.Q1) and (N2.Q2) results in the format $((\mathrm{N} 1+\mathrm{N} 2) .(\mathrm{Q} 1+\mathrm{Q} 2))$. For signal processing applications, the format (1.7) is widely used for the inputs, resulting in a (2.14) format for the product. A left shift is required for the high byte of the product to be in the same format as the inputs. The FMULSU instruction incorporates the shift operation in the same number of cycles as MULSU.

The (1.7) format is most commonly used with signed numbers, while FMULSU performs a multiplication with one unsigned and one signed input. This instruction is therefore most useful for calculating two of the partial products when performing a signed multiplication with 16-bit inputs in the (1.15) format, yielding a result in the (1.31) format. Note: the result of the FMULSU operation may suffer from a 2's complement overflow if interpreted as a number in the (1.15) format. The MSB of the multiplication before shifting must be taken into account, and is found in the carry bit. See the following example.
The multiplicand Rd and the multiplier Rr are two registers containing fractional numbers where the implicit radix point lies between bit 6 and bit 7. The multiplicand Rd is a signed fractional number, and the multiplier Rr is an unsigned fractional number. The 16-bit signed fractional product with the implicit radix point between bit 14 and bit 15 is placed in R1 (high byte) and R0 (low byte).

This instruction is not available in all devices. Refer to the device specific instruction set summary.

## Operation:

(i) $\quad \mathrm{R} 1: \mathrm{R0} \leftarrow \mathrm{Rd} \times \operatorname{Rr} \quad($ signed $(1.15) \leftarrow$ signed (1.7) $\times$ unsigned (1.7))

Syntax: Operands: Program Counter:
(i) FMULSU Rd, Rr
$16 \leq \mathrm{d} \leq 23,16 \leq r \leq 23$
$P C \leftarrow P C+1$
16-bit Opcode:

| 0000 | 0011 | 1ddd | 1rrr |
| :--- | :--- | :--- | :--- |

### 61.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | $\Leftrightarrow$ | $\Leftrightarrow$ |  |

C: R16
Set if bit 15 of the result before left shift is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 15} \cdot \overline{\mathrm{R} 14} \cdot \overline{\mathrm{R} 13} \cdot \overline{\mathrm{R} 12} \cdot \overline{\mathrm{R} 11} \cdot \overline{\mathrm{R} 10} \cdot \overline{\mathrm{R} 9} \cdot \overline{\mathrm{R} 8} \cdot \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 0000$; cleared otherwise.
$R$ (Result) equals $R 1, R 0$ after the operation.

## Example:

```
;*******************************************************************************
;* DESCRIPTION
;*Signed fractional multiply of two 16-bit numbers with 32-bit result.
;* USAGE
;*r19:r18:r17:r16 = ( r23:r22 * r21:r20 ) << 1
fmuls16x16_32:
    clrr2
    fmulsr23, r21;((signed)ah * (signed)bh) << 1
    movwr19:r18, r1:r0
    fmulr22, r20;(al * bl) << 1
    adcr18, r2
    movwr17:r16, r1:r0
    fmulsur23, r20;((signed)ah * bl) << 1
    sbcr19, r2
    addr17, r0
    adcr18, r1
    adcr19, r2
    fmulsur21, r22;((signed)bh * al) << 1
    sbcr19, r2
    addr17, ro
    adcr18, r1
    adcr19, r2
```

Words: 1 (2 bytes)
Cycles: 2

## 62. ICALL - Indirect Call to Subroutine

### 62.1 Description

Calls to a subroutine within the entire 4M (words) Program memory. The return address (to the instruction after the CALL) will be stored onto the Stack. See also RCALL. The Stack Pointer uses a post-decrement scheme during CALL.
This instruction is not available in all devices. Refer to the device specific instruction set summary.

## Operation:

(i) $\quad \mathrm{PC}(15: 0) \leftarrow \mathrm{Z}(15: 0)$ Devices with 16 bits $\mathrm{PC}, 128 \mathrm{~KB}$ Program memory maximum.
(ii) $\quad \mathrm{PC}(15: 0) \leftarrow \mathrm{Z}(15: 0)$ Devices with 22 bits $\mathrm{PC}, 8 \mathrm{MB}$ Program memory maximum.
$\mathrm{PC}(21: 16) \leftarrow 0$

|  | Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- | :--- | Stack:

16-bit Opcode:

| 1001 | 0101 | 0000 | 1001 |
| :---: | :---: | :---: | :---: |

### 62.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | $\mathbf{C}$ |

Example:
mov r30,r0 ; Set offset to call table
icall ; Call routine pointed to by r31:r30

Words : 1 (2 bytes)
Cycles :
3 devices with 16 bit PC
4 devices with 22 bit PC
Cycles XMEGA: 2 devices with 16 bit PC
3 devices with 22 bit PC

## 63. IJMP - Indirect Jump

### 63.1 Description

Indirect jump to the address pointed to by the $Z$ (16 bits) Pointer Register in the Register File. The Z-pointer Register is 16 bits wide and allows jump within the lowest 64 K words (128KB) section of Program memory. This instruction is not available in all devices. Refer to the device specific instruction set summary.

## Operation:

(i) $\quad \mathrm{PC} \leftarrow \mathrm{Z}(15: 0) \quad$ Devices with 16 bits $\mathrm{PC}, 128 \mathrm{~KB}$ Program memory maximum.
(ii) $\quad \mathrm{PC}(15: 0) \leftarrow \mathrm{Z}(15: 0)$ Devices with 22 bits PC, 8MBMB Program memory maximum.
$\mathrm{PC}(21: 16) \leftarrow 0$

|  | Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- | :--- | Stack:

16-bit Opcode:

| 1001 | 0100 | 0000 | 1001 |
| :--- | :--- | :--- | :--- |

### 63.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |  |

Example:
mov r30,r0 ; Set offset to jump table
ijmp ; Jump to routine pointed to by r31:r30

Words: 1 (2 bytes)
Cycles: 2

## 64. IN - Load an I/O Location to Register

### 64.1 Description

Loads data from the I/O Space (Ports, Timers, Configuration Registers, etc.) into register Rd in the Register File.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \mathrm{I} / \mathrm{O}(\mathrm{A})$

|  | Syntax: |  | Operands: |  | Program Counter:$P C \leftarrow P C+1$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (i) |  |  | d $\leq 31$ |  |  |
| 16-bit Opcode: |  |  |  |  |  |
|  | 1011 | OAAd | dddd | AAAA |  |

### 64.2 Status Register (SREG) and Boolean Formula



## Example:

| in | r25,\$16 | ; Read Port B |
| :--- | :--- | :--- |
| cpi | r25,4 | ; Compare read value to constant |
| breq | exit | ; Branch if r25=4 |
| $\ldots$ |  |  |
| exit: nop |  | ; Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1

## 65. INC - Increment

### 65.1 Description

Adds one -1 - to the contents of register Rd and places the result in the destination register Rd.
The C Flag in SREG is not affected by the operation, thus allowing the INC instruction to be used on a loop counter in multiple-precision computations.
When operating on unsigned numbers, only BREQ and BRNE branches can be expected to perform consistently. When operating on two's complement values, all signed branches are available.

Operation:
(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd}+1$

Syntax: Operands: Program Counter:
(i) $\quad \mathrm{INC} R \mathrm{Rd}$
$0 \leq \mathrm{d} \leq 31 \quad \mathrm{PC} \leftarrow \mathrm{PC}+1$
16-bit Opcode:

| 1001 | 010 d | dddd | 0011 |
| :---: | :---: | :---: | :---: |

### 65.2 Status Register and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

S: $\quad \mathrm{N} \oplus \mathrm{V}$
For signed tests.
$\mathrm{V}: \quad \mathrm{R} 7 \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if two's complement overflow resulted from the operation; cleared otherwise. Two's complement overflow occurs if and only if Rd was $\$ 7 \mathrm{~F}$ before the operation.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; Cleared otherwise.
$R$ (Result) equals $R d$ after the operation.

## Example:

loop: | clr | r22 | ; clear $r 22$ |
| :--- | :--- | :--- |
| inc | r22 | ; increment r22 |
| $\ldots$ |  |  |
|  | cpi | r22, \$4F |
| brne | ; Compare r22 to $\$ 4 \mathrm{f}$ |  |
| nop |  | ; Branch if not equal |
|  |  | ; Continue (do nothing) |

Words:
1 (2 bytes)
Cycles: 1

## 66. JMP - Jump

### 66.1 Description

Jump to an address within the entire 4M (words) Program memory. See also RJMP.
This instruction is not available in all devices. Refer to the device specific instruction set summary.

|  | Operation: |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (i) | $\mathrm{PC} \leftarrow \mathrm{k}$ |  |  |  |  |  |
|  | Syntax: |  | Operands: |  | Program Counter: | Stack: |
| (i) | JMP k |  | $0 \leq k<4 \mathrm{M}$ |  | $\mathrm{PC} \leftarrow \mathrm{k}$ | Unchanged |
| 32-bit Opcode: |  |  |  |  |  |  |
|  | 1001 | 010k | kkkk | 110k |  |  |
|  | kkkk | kkkk | kkkk | kkkk |  |  |

### 66.2 Status Register (SREG) and Boolean Formula



Example:

| mov | rl,r0 | ; Copy r0 to r1 |
| ---: | :--- | :--- |
| jmp | farplc | ; Unconditional jump |
| $\ldots$ |  |  |
| farplc: nop |  | Jump destination (do nothing) |

Words: 2 (4 bytes)
Cycles: 3

## 67. LAC - Load and Clear

### 67.1 Description

Load one byte indirect from data space to register and stores an clear the bits in data space specified by the register. The instruction can only be used towards internal SRAM.
The data location is pointed to by the $Z$ (16 bits) Pointer Register in the Register File. Memory access is limited to the current data segment of 64 KB . To access another data segment in devices with more than 64KB data space, the RAMPZ in register in the I/O area has to be changed.
The Z-pointer Register is left unchanged by the operation. This instruction is especially suited for clearing status bits stored in SRAM.

## Operation:

(i) $\quad(Z) \leftarrow(\$ F F-R d) \bullet(Z), R d \leftarrow(Z)$

| (i) | Syntax: |  | Operands: |  | Program Counter:$P C \leftarrow P C+1$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\leq 31$ |  |  |
| 16-bit Opcode: |  |  |  |  |  |
|  | 1001 | 001r | rrrr | 0110 |  |

### 67.2 Status Register (SREG) and Boolean Formula

| I | T | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

Words: 1 (2 bytes)
Cycles: 2

## 68. LAS - Load and Set

### 68.1 Description

Load one byte indirect from data space to register and set bits in data space specified by the register. The instruction can only be used towards internal SRAM.
The data location is pointed to by the $Z$ (16 bits) Pointer Register in the Register File. Memory access is limited to the current data segment of 64 KB . To access another data segment in devices with more than 64KB data space, the RAMPZ in register in the I/O area has to be changed.
The Z-pointer Register is left unchanged by the operation. This instruction is especially suited for setting status bits stored in SRAM.

## Operation:

(i) $\quad(Z) \leftarrow R d v(Z), R d \leftarrow(Z)$

| (i) | Syntax: |  | Operands: |  | Program Counter: |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | LAS Z,Rd |  | $0 \leq \mathrm{d} \leq 31$ |  | $P C \leftarrow P C+1$ |
| 16-bit Opcode: |  |  |  |  |  |
|  | 1001 | $001 r$ | rrrr | 0101 |  |

### 68.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

Words: 1 (2 bytes)
Cycles: 2

## 69. LAT - Load and Toggle

### 69.1 Description

Load one byte indirect from data space to register and toggles bits in the data space specified by the register. The instruction can only be used towards SRAM.
The data location is pointed to by the $Z$ ( 16 bits) Pointer Register in the Register File. Memory access is limited to the current data segment of 64 KB . To access another data segment in devices with more than 64 KB data space, the RAMPZ in register in the I/O area has to be changed.
The Z-pointer Register is left unchanged by the operation. This instruction is especially suited for changing status bits stored in SRAM.

## Operation:

(i) $\quad(Z) \leftarrow R d \oplus(Z), R d \leftarrow(Z)$

| Syntax: |  | Operands: |
| :--- | :--- | :--- |
| LAT Z,Rd | $0 \leq \mathrm{d} \leq 31$ | Program Counter: |
| (i) | PC $\leftarrow \mathrm{PC}+1$ |  |

### 69.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

Words: 1 (2 bytes)
Cycles: 2

## 70. LD - Load Indirect from Data Space to Register using Index $X$

### 70.1 Description

Loads one byte indirect from the data space to a register. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. In some parts the Flash Memory has been mapped to the data space and can be read using this command. The EEPROM has a separate address space.

The data location is pointed to by the X (16 bits) Pointer Register in the Register File. Memory access is limited to the current data segment of 64 KB . To access another data segment in devices with more than 64KB data space, the RAMPX in register in the I/O area has to be changed.

The X-pointer Register can either be left unchanged by the operation, or it can be post-incremented or predecremented. These features are especially suited for accessing arrays, tables, and Stack Pointer usage of the X-pointer Register. Note that only the low byte of the X-pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPX Register in the I/O area is updated in parts with more than 64KB data space or more than 64 KB Program memory, and the increment/decrement is added to the entire 24-bit address on such devices.

Not all variants of this instruction is available in all devices. Refer to the device specific instruction set summary. In the Reduced Core tinyAVR the LD instruction can be used to achieve the same operation as LPM since the program memory is mapped to the data memory space.

The result of these combinations is undefined:

> LD r26, X+
> LD r27, X+
> LD r26, -X
> LD r27, -X

Using the X-pointer:

Operation:
(i) $\quad \mathrm{Rd} \leftarrow(\mathrm{X})$
(ii) $\quad \mathrm{Rd} \leftarrow(\mathrm{X}) \quad \mathrm{X} \leftarrow \mathrm{X}+1$
(iii) $\quad \mathrm{X} \leftarrow \mathrm{X}-1 \quad \mathrm{Rd} \leftarrow(\mathrm{X})$

Syntax: Operands:
(i) LD Rd, $\mathrm{X} \quad 0 \leq \mathrm{d} \leq 31$
(ii) LD Rd, $\mathrm{X}_{+} \quad 0 \leq \mathrm{d} \leq 31$
(iii) LD Rd, -X $0 \leq \mathrm{d} \leq 31$

## Comment:

X: Unchanged
$X$ : Post incremented
X: Pre decremented
Program Counter:
$P C \leftarrow P C+1$
$P C \leftarrow P C+1$
$P C \leftarrow P C+1$

16-bit Opcode:

| (i) | 1001 | $000 d$ | dddd | 1100 |
| :---: | :---: | :---: | :---: | :---: |
| (ii) | 1001 | 000 d | dddd | 1101 |
| (iii) | 1001 | 000 d | dddd | 1110 |

### 70.2 Status Register (SREG) and Boolean Formula

| I | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

| clr | r27 | $;$ Clear $X$ high byte |
| :--- | :--- | :--- |
| ldi | $r 26, \$ 60$ | $;$ Set $X$ low byte to $\$ 60$ |
| ld | $r 0, X+$ | $;$ Load r0 with data space loc. $\$ 60$ (X post inc) |
| ld | $r 1, X$ | $;$ Load r1 with data space loc. $\$ 61$ |
| ldi | $r 26, \$ 63$ | $;$ Set $X$ low byte to $\$ 63$ |
| ld | $r 2, X$ | $;$ Load r2 with data space loc. $\$ 63$ |
| ld | $r 3,-X$ | $;$ Load r3 with data space loc. $\$ 62$ (X pre dec) |

Words: 1 (2 bytes)
Cycles:
(i) $1^{(2)}$
(ii) 2
(iii) $3^{(2)}$

Cycles XMEGA:
(i) $1^{(1)}$
(ii) $1^{(1)}$
(iii) $2^{(1)}$

Notes: 1. IF the LD instruction is accessing internal SRAM, one extra cycle is inserted.
2. LD instruction can load data from program memory since the flash is memory mapped. Loading data from the data memory takes one clock cycle, and loading from the program memory takes two clock cycles. But if an interrupt occur (before the last clock cycle) no additional clock cycles is necessary when loading from the program memory. Hence, the instruction takes only one clock cycle to execute.

LD instruction with pre-decrement can load data from program memory since the flash is memory mapped. Loading data from the data memory takes two clock cycles, and loading from the program memory takes three clock cycles. But if an interrupt occur (before the last clock cycle) no additional clock cycles is necessary when loading from the program memory. Hence, the instruction takes only one clock cycle to execute.

## 71. LD (LDD) - Load Indirect from Data Space to Register using Index Y

### 71.1 Description

Loads one byte indirect with or without displacement from the data space to a register. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. In some parts the Flash Memory has been mapped to the data space and can be read using this command. The EEPROM has a separate address space.

The data location is pointed to by the Y (16 bits) Pointer Register in the Register File. Memory access is limited to the current data segment of 64 KB . To access another data segment in devices with more than 64KB data space, the RAMPY in register in the I/O area has to be changed.
The Y-pointer Register can either be left unchanged by the operation, or it can be post-incremented or predecremented. These features are especially suited for accessing arrays, tables, and Stack Pointer usage of the Y-pointer Register. Note that only the low byte of the Y-pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPY Register in the I/O area is updated in parts with more than 64KB data space or more than 64 KB Program memory, and the increment/decrement/displacement is added to the entire 24-bit address on such devices.

Not all variants of this instruction is available in all devices. Refer to the device specific instruction set summary. In the Reduced Core tinyAVR the LD instruction can be used to achieve the same operation as LPM since the program memory is mapped to the data memory space.

The result of these combinations is undefined:
LD r28, Y+
LD r29, Y+
LD r28, -Y
LD r29, -Y
Using the Y-pointer:

Operation:
(i) $\quad \mathrm{Rd} \leftarrow(\mathrm{Y})$
(ii) $\quad \mathrm{Rd} \leftarrow(\mathrm{Y}) \quad \mathrm{Y} \leftarrow \mathrm{Y}+1$
(iii) $\quad Y \leftarrow Y-1 \quad R d \leftarrow(Y)$
(iv) $\quad \mathrm{Rd} \leftarrow(\mathrm{Y}+\mathrm{q})$

Syntax: Operands:
(i) LD Rd, Y
(ii) LD Rd, Y+
(iv) $\quad$ LDD Rd, $Y+q \quad 0 \leq d \leq 31,0 \leq q \leq 63$

## Comment:

Y: Unchanged
Y: Post incremented
Y: Pre decremented
Y: Unchanged, q: Displacement

Program Counter:
$P C \leftarrow P C+1$
$P C \leftarrow P C+1$
$P C \leftarrow P C+1$
$P C \leftarrow P C+1$

16-bit Opcode:

| (i) | 1000 | $000 d$ | dddd | 1000 |
| :---: | :---: | :---: | :---: | :---: |
| (ii) | 1001 | $000 d$ | dddd | 1001 |
| (iii) | 1001 | 000 d | dddd | 1010 |
| (iv) | 10q0 | qq0d | dddd | $1 q q q$ |

### 71.2 Status Register (SREG) and Boolean Formula

| I | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:



Words: 1 (2 bytes)
Cycles: (i) $1^{(2)}$
(ii) 2
(iii) $3^{(2)}$

Cycles XMEGA: (i) $1^{(1)}$
(ii) $1^{(1)}$
(iii) $2^{(1)}$
(iv) $2^{(1)}$

Notes: 1. IF the LD instruction is accessing internal SRAM, one extra cycle is inserted.
2. LD instruction can load data from program memory since the flash is memory mapped. Loading data from the data memory takes one clock cycle, and loading from the program memory takes two clock cycles. But if an interrupt occur (before the last clock cycle) no additional clock cycles is necessary when loading from the program memory. Hence, the instruction takes only one clock cycle to execute.

LD instruction with pre-decrement can load data from program memory since the flash is memory mapped. Loading data from the data memory takes two clock cycles, and loading from the program memory takes three clock cycles. But if an interrupt occur (before the last clock cycle) no additional clock cycles is necessary when loading from the program memory. Hence, the instruction takes only one clock cycle to execute.

## 72. LD (LDD) - Load Indirect From Data Space to Register using Index Z

### 72.1 Description

Loads one byte indirect with or without displacement from the data space to a register. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. In some parts the Flash Memory has been mapped to the data space and can be read using this command. The EEPROM has a separate address space.

The data location is pointed to by the $Z$ (16 bits) Pointer Register in the Register File. Memory access is limited to the current data segment of 64 KB . To access another data segment in devices with more than 64KB data space, the RAMPZ in register in the I/O area has to be changed.
The Z-pointer Register can either be left unchanged by the operation, or it can be post-incremented or predecremented. These features are especially suited for Stack Pointer usage of the Z-pointer Register, however because the Z-pointer Register can be used for indirect subroutine calls, indirect jumps and table lookup, it is often more convenient to use the X or Y -pointer as a dedicated Stack Pointer. Note that only the low byte of the Z-pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPZ Register in the I/O area is updated in parts with more than 64 KB data space or more than 64 KB Program memory, and the increment/decrement/displacement is added to the entire 24-bit address on such devices.
Not all variants of this instruction is available in all devices. Refer to the device specific instruction set summary. In the Reduced Core tinyAVR the LD instruction can be used to achieve the same operation as LPM since the program memory is mapped to the data memory space.

For using the Z-pointer for table lookup in Program memory see the LPM and ELPM instructions.
The result of these combinations is undefined:
LD r30, Z+
LD $\mathrm{r} 31, \mathrm{Z}+$
LD r30, -Z
LD r31, -Z
Using the Z-pointer:

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow$ (Z)
(ii) $\quad \mathrm{Rd} \leftarrow(\mathrm{Z})$
(iii) $\quad \mathrm{Z} \leftarrow \mathrm{Z}-1$
(iv) $\quad \mathrm{Rd} \leftarrow(\mathrm{Z}+\mathrm{q})$ Syntax:
(i) LD Rd, Z
(ii) LD Rd, $\mathrm{Z}^{+}$
(iii) LD Rd, -Z

LDD Rd, Z+q

## Comment:

$Z \leftarrow Z+1$
$R d \leftarrow(Z)$

Operands:
$0 \leq \mathrm{d} \leq 31$
$0 \leq \mathrm{d} \leq 31$
$0 \leq \mathrm{d} \leq 31$
$0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{q} \leq 63$

Z: Unchanged
Z: Post increment
Z: Pre decrement
Z: Unchanged, q: Displacement
Program Counter:
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

16-bit Opcode:

| (i) | 1000 | $000 d$ | dddd | 0000 |
| :---: | :---: | :---: | :---: | :---: |
| (ii) | 1001 | $000 d$ | dddd | 0001 |
| (iii) | 1001 | 000d | dddd | 0010 |
| (iv) | 10q0 | qq0d | dddd | $0 q q q$ |

### 72.2 Status Register (SREG) and Boolean Formula

| I | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

Example:

| clr | r31 | $;$ Clear $Z$ high byte |
| :--- | :--- | :--- | :--- |
| ldi | $r 30, \$ 60$ | $;$ Set Z low byte to $\$ 60$ |
| ld | $r 0, Z+$ | $;$ Load r0 with data space loc. $\$ 60(Z$ post inc) |
| ld | $r 1, Z$ | $;$ Load r1 with data space loc. $\$ 61$ |
| ldi | $r 30, \$ 63$ | $;$ Set Z low byte to $\$ 63$ |
| ld | $r 2, Z$ | $;$ Load r2 with data space loc. $\$ 63$ |
| ld | $r 3,-Z$ | $;$ Load r3 with data space loc. $\$ 62(Z$ pre dec) |
| ldd | $r 4, Z+2$ | $;$ Load r4 with data space loc. $\$ 64$ |

Words: 1 (2 bytes)
Cycles: (i) $1^{(2)}$
(ii) 2
(iii) $3^{(2)}$

Cycles XMEGA:
(i) $1^{(1)}$
(ii) $1^{(1)}$
(iii) $2^{(1)}$
(iv) $2^{(1)}$

Notes: 1. IF the LD instruction is accessing internal SRAM, one extra cycle is inserted.
2. LD instruction can load data from program memory since the flash is memory mapped. Loading data from the data memory takes one clock cycle, and loading from the program memory takes two clock cycles. But if an interrupt occur (before the last clock cycle) no additional clock cycles is necessary when loading from the program memory. Hence, the instruction takes only one clock cycle to execute.

LD instruction with pre-decrement can load data from program memory since the flash is memory mapped. Loading data from the data memory takes two clock cycles, and loading from the program memory takes three clock cycles. But if an interrupt occur (before the last clock cycle) no additional clock cycles is necessary when loading from the program memory. Hence, the instruction takes only one clock cycle to execute.

## 73. LDI - Load Immediate

### 73.1 Description

Loads an 8 bit constant directly to register 16 to 31.


### 73.2 Status Register (SREG) and Boolean Formula

| I | T | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

$$
\begin{array}{lll}
\text { clr } & \text { r31 } & ; \text { Clear Z high byte } \\
\text { ldi } & \text { r30,\$F0 } & ; \text { Set Z low byte to \$F0 } \\
\text { lpm } & & ; \text { Load constant from Program } \\
& & \text { memory pointed to by } Z
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1

## 74. LDS - Load Direct from Data Space

### 74.1 Description

Loads one byte from the data space to a register. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the register file only. The EEPROM has a separate address space.

A 16-bit address must be supplied. Memory access is limited to the current data segment of 64KB. The LDS instruction uses the RAMPD Register to access memory above 64KB. To access another data segment in devices with more than 64KB data space, the RAMPD in register in the I/O area has to be changed.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow(k)$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| (i) | LDS Rd,k | $0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{k} \leq 65535$ |

## 32-bit Opcode:

| 1001 | 000 d | dddd | 0000 |
| :---: | :---: | :---: | :---: |
| kkkk | kkkk | kkkk | kkkk |

### 74.2 Status Register (SREG) and Boolean Formula



## Example:

| lds | r2,\$FF00 | $;$ Load r2 with the contents of data space location \$FF00 |
| :--- | :--- | :--- |
| add $r 2, r 1$ | $;$ add r1 to r2 |  |
| sts $\$ F F 00, r 2$ | $;$ Write back |  |


| Words: | 2 (4 bytes) |
| :--- | :--- |
| Cycles: | 2 |
| Cycles XMEGA: | 2 If the LDS instruction is accessing internal SRAM, one extra cycle is inserted |

## 75. LDS (16-bit) - Load Direct from Data Space

### 75.1 Description

Loads one byte from the data space to a register. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the register file only. In some parts the Flash memory has been mapped to the data space and can be read using this command. The EEPROM has a separate address space.

A 7-bit address must be supplied. The address given in the instruction is coded to a data space address as follows:

ADDR[7:0] = (INST[8], INST[8], INST[10], INST[9], INST[3], INST[2], INST[1], INST[0])
Memory access is limited to the address range $0 x 40 \ldots 0 x b f$.
This instruction is not available in all devices. Refer to the device specific instruction set summary.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow(\mathrm{k})$

Syntax: Operands: Program Counter:
(i) LDS Rd,k
$16 \leq \mathrm{d} \leq 31,0 \leq \mathrm{k} \leq 127$
$P C \leftarrow P C+1$

16-bit Opcode:

| 1010 | 0 kkk | dddd | kkkk |
| :--- | :--- | :--- | :--- |

### 75.2 Status Register (SREG) and Boolean Formula

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

| lds | r16, $\$ 00$ | ; Load r16 with the contents of data space location $\$ 00$ |
| :--- | :--- | :--- |
| add $r 16, r 17$ | $;$ add r17 to r16 |  |
| sts $\$ 00, r 16$ | $;$ Write result to the same address it was fetched from |  |

Words: 1 (2 bytes)
Cycles: 1
Note: Registers r0...r15 are remapped to r16...r31.

## 76. LPM - Load Program Memory

### 76.1 Description

Loads one byte pointed to by the Z-register into the destination register Rd. This instruction features a 100\% space effective constant initialization or constant data fetch. The Program memory is organized in 16-bit words while the $Z$-pointer is a byte address. Thus, the least significant bit of the Z-pointer selects either low byte $\left(Z_{\text {LSB }}\right.$ $=0)$ or high byte $\left(Z_{L S B}=1\right)$. This instruction can address the first 64 KB ( 32 K words) of Program memory. The Zpointer Register can either be left unchanged by the operation, or it can be incremented. The incrementation does not apply to the RAMPZ Register.

Devices with Self-Programming capability can use the LPM instruction to read the Fuse and Lock bit values. Refer to the device documentation for a detailed description.
The LPM instruction is not available in all devices. Refer to the device specific instruction set summary.
The result of these combinations is undefined:
LPM r30, Z+
LPM r31, Z+

## Operation:

(i) $\mathrm{RO} \leftarrow(\mathrm{Z})$

## Comment:

Z: Unchanged, R0 implied destination register
Z: Unchanged
(ii) $\quad \mathrm{Rd} \leftarrow(Z)$

Z: Post incremented
Program Counter:
$P C \leftarrow P C+1$
(i) LPM

Operands:
None, R0 implied
$P C \leftarrow P C+1$
(ii) LPM Rd, Z
$0 \leq \mathrm{d} \leq 31$
$P C \leftarrow P C+1$

## 16-bit Opcode:

| (i) | 1001 | 0101 | 1100 | 1000 |
| :---: | :---: | :---: | :---: | :---: |
| (ii) | 1001 | $000 d$ | dddd | 0100 |
| (iii) | 1001 | $000 d$ | dddd | 0101 |

Status Register (SREG) and Boolean Formula:

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |  |

## Example:

ldi $\mathrm{ZH}, \mathrm{high}($ Table_1<<1); Initialize Z -pointer
ldi ZL, low(Table_1<<1)
lpm r16, Z
Table_1:
.dw $0 \times 5876$; $0 \times 76$ is addresses when $Z_{L S B}=0$

$$
\text { ; } 0 \times 58 \text { is addresses when } \mathrm{Z}_{\mathrm{LSB}}=1
$$

Words: 1 (2 bytes)
Cycles: 3

## 77. LSL - Logical Shift Left

### 77.1 Description

Shifts all bits in Rd one place to the left. Bit 0 is cleared. Bit 7 is loaded into the C Flag of the SREG. This operation effectively multiplies signed and unsigned values by two.

Operation:
(i)


| Syntax: |  | Operands: |
| :--- | :--- | :--- |
| LSL Rd | $0 \leq \mathrm{d} \leq 31$ | Program Counter: |
| (i) | PC $\leftarrow \mathrm{PC}+1$ |  |

### 77.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

H: Rd3
$\mathrm{S}: \quad \mathrm{N} \oplus \mathrm{V}$, for signed tests.
$\mathrm{V}: \quad \mathrm{N} \oplus \mathrm{C}$, for N and C after the shift.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.

C: $\quad \operatorname{Rd} 7$
Set if, before the shift, the MSB of Rd was set; cleared otherwise.
$R$ (Result) equals $R d$ after the operation.
Example:

$$
\begin{array}{lll}
\text { add } & r 0, r 4 & \text {; Add r4 to r0 } \\
\text { lsl } & \text { ro } & \text {; Multiply ro by } 2
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1

## 78. LSR - Logical Shift Right

### 78.1 Description

Shifts all bits in Rd one place to the right. Bit 7 is cleared. Bit 0 is loaded into the $C$ Flag of the SREG. This operation effectively divides an unsigned value by two. The C Flag can be used to round the result.

Operation:


| Syntax: | Operands: |
| :--- | :--- |
| (i) | LSR Rd |

## Program Counter:

$P C \leftarrow P C+1$

16-bit Opcode:

| 1001 | 010 d | dddd | 0110 |
| :---: | :---: | :---: | :---: |

### 78.2 Status Register (SREG) and Boolean Formula

| I | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\mathbf{0}$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

S: $\quad \mathrm{N} \oplus \mathrm{V}$, for signed tests.
$\mathrm{V}: \quad \mathrm{N} \oplus \mathrm{C}$, for N and C after the shift.
$\mathrm{N}: \quad 0$
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.

C: Rd0
Set if, before the shift, the LSB of Rd was set; cleared otherwise.
$R$ (Result) equals Rd after the operation.

## Example:

$$
\begin{array}{lll}
\text { add } & \text { r0,r4 } & ; \text { Add r4 to r0 } \\
\text { lsr } & \text { r0 } & ; \text { Divide r0 by } 2
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1

## 79. MOV - Copy Register

### 79.1 Description

This instruction makes a copy of one register into another. The source register Rr is left unchanged, while the destination register Rd is loaded with a copy of Rr .

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rr}$

| Syntax: | Operands: |
| :--- | :--- |
| (i) | $0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{r} \leq 31$ |
| MOV Rd, Rr | 16-bit Opcode: | | 0010 | 11rd | dddd |
| :--- | :--- | :--- |

### 79.2 Status Register (SREG) and Boolean Formula



## Example:

| mov | r16,r0 | ; Copy r0 to r16 |  |
| :--- | :--- | :--- | :--- |
| call | check | ; Call subroutine |  |
| check: | cpi |  |  |
|  | $\ldots 16, \$ 11$ | ; Compare r16 to $\$ 11$ |  |
|  | ret |  |  |
|  |  |  |  |
|  |  |  |  |

Words: 1 (2 bytes)
Cycles: 1

## 80. MOVW - Copy Register Word

### 80.1 Description

This instruction makes a copy of one register pair into another register pair. The source register pair $\mathrm{Rr}+1: \mathrm{Rr}$ is left unchanged, while the destination register pair $R d+1: R d$ is loaded with a copy of $R r+1: R r$.
This instruction is not available in all devices. Refer to the device specific instruction set summary.

## Operation:

(i) $\quad \mathrm{Rd}+1: \mathrm{Rd} \leftarrow \mathrm{Rr}+1: \mathrm{Rr}$

## Syntax: Operands:

(i) MOVW Rd+1:Rd,Rr+1Rrd $\in\{0,2, \ldots, 30\}, r \in\{0,2, \ldots, 30\}$

16-bit Opcode:

| 0000 | 0001 | dddd | $\operatorname{rrrr}$ |
| :--- | :---: | :---: | :---: |

## Program Counter:

$P C \leftarrow P C+1$

### 80.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | $\mathbf{C}$ |

Example:


Words: 1 (2 bytes)
Cycles: 1

## 81. MUL - Multiply Unsigned

### 81.1 Description

This instruction performs 8 -bit $\times 8$-bit $\rightarrow 16$-bit unsigned multiplication.


The multiplicand Rd and the multiplier Rr are two registers containing unsigned numbers. The 16-bit unsigned product is placed in R1 (high byte) and R0 (low byte). Note that if the multiplicand or the multiplier is selected from R0 or R1 the result will overwrite those after multiplication.
This instruction is not available in all devices. Refer to the device specific instruction set summary.

## Operation:

(i) $\quad \mathrm{R} 1: \mathrm{R0} \leftarrow \mathrm{Rd} \times \mathrm{Rr} \quad$ (unsigned $\leftarrow$ unsigned $\times$ unsigned)
Syntax: Operands: Program Counter:
(i) MUL Rd, Rr
$0 \leq d \leq 31,0 \leq r \leq 31 \quad P C \leftarrow P C+1$
16-bit Opcode:

| 1001 | 11rd | dddd | rrrr |
| :---: | :---: | :---: | :---: |

### 81.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | $\Leftrightarrow$ | $\Leftrightarrow$ |  |

C: R15
Set if bit 15 of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 15} \cdot \overline{\mathrm{R} 14} \cdot \overline{\mathrm{R} 13} \cdot \overline{\mathrm{R} 12} \cdot \overline{\mathrm{R} 11} \cdot \overline{\mathrm{R} 10} \cdot \overline{\mathrm{R} 9} \cdot \overline{\mathrm{R} 8} \cdot \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 0000$; cleared otherwise.
$R$ (Result) equals $R 1, R 0$ after the operation.

## Example:

| mul $r 5, r 4$ | $;$ Multiply unsigned r5 and r4 |
| :--- | :--- | :--- |
| movw $r 4, r 0$ | ; Copy result back in r5:r4 |

Words: 1 (2 bytes)
Cycles: 2

## 82. MULS - Multiply Signed

### 82.1 Description

This instruction performs 8 -bit $\times 8$-bit $\rightarrow 16$-bit signed multiplication.


The multiplicand Rd and the multiplier Rr are two registers containing signed numbers. The 16-bit signed product is placed in R1 (high byte) and R0 (low byte).

This instruction is not available in all devices. Refer to the device specific instruction set summary.

## Operation:

(i) $\quad \mathrm{R} 1: \mathrm{R0} \leftarrow \mathrm{Rd} \times \operatorname{Rr} \quad$ (signed $\leftarrow$ signed $\times$ signed)
Syntax: Operands: Program Counter:
(i) MULS Rd,Rr $16 \leq d \leq 31,16 \leq r \leq 31 \quad P C \leftarrow P C+1$

16-bit Opcode:

| 0000 | 0010 | dddd | $\operatorname{rrrr}$ |
| :--- | :---: | :---: | :---: |

### 82.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | $\Leftrightarrow$ | $\Leftrightarrow$ |  |

C: R15
Set if bit 15 of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 15} \cdot \overline{\mathrm{R} 14} \cdot \overline{\mathrm{R} 13} \cdot \overline{\mathrm{R} 12} \cdot \overline{\mathrm{R} 11} \cdot \overline{\mathrm{R} 10} \bullet \overline{\mathrm{R} 9} \bullet \overline{\mathrm{R} 8} \bullet \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \bullet \overline{\mathrm{R} 0}$
Set if the result is $\$ 0000$; cleared otherwise.
$R$ (Result) equals R1,R0 after the operation.

## Example:

muls r21,r20 ; Multiply signed r21 and r20

Words: 1 (2 bytes)
Cycles: 2

## 83. MULSU - Multiply Signed with Unsigned

### 83.1 Description

This instruction performs 8 -bit $\times 8$-bit $\rightarrow 16$-bit multiplication of a signed and an unsigned number.


The multiplicand Rd and the multiplier Rr are two registers. The multiplicand Rd is a signed number, and the multiplier Rr is unsigned. The 16-bit signed product is placed in R1 (high byte) and R0 (low byte).
This instruction is not available in all devices. Refer to the device specific instruction set summary.

## Operation:

(i) $\quad \mathrm{R} 1: \mathrm{R0} \leftarrow \mathrm{Rd} \times \operatorname{Rr} \quad$ (signed $\leftarrow$ signed $\times$ unsigned)

Syntax: Operands: Program Counter:
(i) MULSU Rd,Rr $16 \leq d \leq 23,16 \leq r \leq 23 \quad P C \leftarrow P C+1$

16-bit Opcode:

| 0000 | 0011 | 0ddd | Orrr |
| :---: | :---: | :---: | :---: |

### 83.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

C: R15
Set if bit 15 of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 15} \cdot \overline{\mathrm{R} 14} \cdot \overline{\mathrm{R} 13} \cdot \overline{\mathrm{R} 12} \cdot \overline{\mathrm{R} 11} \cdot \overline{\mathrm{R} 10} \cdot \overline{\mathrm{R} 9} \cdot \overline{\mathrm{R} 8} \cdot \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 0000$; cleared otherwise.
$R$ (Result) equals R1,R0 after the operation.

## Example:

```
;* DESCRIPTION
;*Signed multiply of two 16-bit numbers with 32-bit result.
;* USAGE
;*r19:r18:r17:r16 = r23:r22 * r21:r20
muls16x16_32:
    clrr2
    mulsr23, r21; (signed)ah * (signed)bh
    movwr19:r18, r1:r0
    mulr22, r20; al * bl
    movwr17:r16, r1:r0
    mulsur23, r20; (signed)ah * bl
    sbcr19, r2
    addr17, r0
    adcr18, r1
    adcr19, r2
    mulsur21, r22; (signed)bh * al
    sbcr19, r2
    addr17, r0
    adcr18, r1
    adcr19, r2
    ret
```

Words: 1 (2 bytes)
Cycles: 2

## 84. NEG - Two's Complement

### 84.1 Description

Replaces the contents of register Rd with its two's complement; the value $\$ 80$ is left unchanged.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \$ 00-\mathrm{Rd}$

Syntax: Operands: Program Counter:
(i) NEG Rd

$$
0 \leq \mathrm{d} \leq 31
$$

$$
P C \leftarrow P C+1
$$

16-bit Opcode:

| 1001 | 010d | dddd | 0001 |
| :--- | :--- | :--- | :--- |

### 84.2 Status Register (SREG) and Boolean Formula

| I | T | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ |  | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

$\mathrm{H}: \quad \mathrm{R} 3+\overline{\mathrm{Rd} 3}$
Set if there was a borrow from bit 3; cleared otherwise.
S: $\quad \mathrm{N} \oplus \mathrm{V}$
For signed tests.
$\mathrm{V}: \quad \mathrm{R} 7 \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if there is a two's complement overflow from the implied subtraction from zero; cleared otherwise. A two's complement overflow will occur if and only if the contents of the Register after operation (Result) is $\$ 80$.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \bullet \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is \$00; Cleared otherwise.
$\mathrm{C}: \quad \mathrm{R} 7+\mathrm{R} 6+\mathrm{R} 5+\mathrm{R} 4+\mathrm{R} 3+\mathrm{R} 2+\mathrm{R} 1+\mathrm{R} 0$
Set if there is a borrow in the implied subtraction from zero; cleared otherwise. The C Flag will be set in all cases except when the contents of Register after operation is $\$ 00$.
$R$ (Result) equals Rd after the operation.
Example:

| sub rll,r0 | $;$ Subtract r0 from r11 |  |
| :--- | :--- | :--- |
| brpl positive | ; Branch if result positive |  |
| neg rll | ; Take two's complement of rll |  |
| positive: nop |  | $;$ Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1

## 85. NOP - No Operation

### 85.1 Description

This instruction performs a single cycle No Operation.


### 85.2 Status Register (SREG) and Boolean Formula



## Example:

| clr | r16 | ; Clear r16 |
| :--- | :--- | :--- |
| ser | r17 | ; Set r17 |
| out | $\$ 18, r 16$ | ; Write zeros to Port B |
| nop |  | ; Wait (do nothing) |
| out | $\$ 18, r 17$ | ; Write ones to Port B |

Words: 1 (2 bytes)
Cycles: 1

## 86. OR - Logical OR

### 86.1 Description

Performs the logical OR between the contents of register Rd and register Rr and places the result in the destination register Rd.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow R d v \mathrm{Rr}$

Syntax: Operands: Program Counter:
(i) ORRd, Rr $0 \leq \mathrm{d} \leq 31,0 \leq r \leq 31 \quad \mathrm{PC} \leftarrow \mathrm{PC}+1$

16-bit Opcode:

| 0010 | $10 r d$ | dddd | rrrr |
| :---: | :---: | :---: | :---: |

### 86.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{N}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\Leftrightarrow$ | $\mathbf{0}$ | $\Leftrightarrow$ | $\Leftrightarrow$ | - |

$S: \quad N \oplus V$, For signed tests.

V: 0
Cleared.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
$R$ (Result) equals Rd after the operation.

## Example:

| or | r15,r16 | ; Do bitwise or between registers |
| :--- | :--- | :--- |
| bst | r15,6 | ; Store bit 6 of r15 in T Flag |
|  | orts |  |
|  | ok Branch if T Flag set |  |

Words: 1 (2 bytes)
Cycles: 1

## 87. ORI - Logical OR with Immediate

### 87.1 Description

Performs the logical OR between the contents of register Rd and a constant and places the result in the destination register Rd.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow R d \vee K$
Syntax: Operands: Program Counter:
(i) ORI Rd,K $16 \leq d \leq 31,0 \leq K \leq 255 \quad P C \leftarrow P C+1$

16-bit Opcode:

| 0110 | KKKK | dddd | KKKK |
| :--- | :--- | :--- | :--- |

### 87.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{N}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\Leftrightarrow$ | $\mathbf{0}$ | $\Leftrightarrow$ | $\Leftrightarrow$ | - |

S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
V: 0 Cleared.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
$R$ (Result) equals Rd after the operation.

## Example:

$$
\begin{array}{lll}
\text { ori } & \text { r16,\$F0 } & ; \text { Set high nibble of r16 } \\
\text { ori } & \text { r17,1 } & ; \text { Set bit } 0 \text { of r17 }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1

## 88. OUT - Store Register to I/O Location

### 88.1 Description

Stores data from register Rr in the Register File to I/O Space (Ports, Timers, Configuration Registers, etc.).

|  | Operation: |
| :--- | :--- |
| (i) | $\mathrm{I} / \mathrm{O}(\mathrm{A}) \leftarrow \mathrm{Rr}$ |

Syntax:
(i) Operands:
OUT A,Rr
16-bit Opcode:

| 1011 | 1 AAr | rrrr | AAAA |
| :--- | :---: | :---: | :---: |

### 88.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

| clr r16 | $;$ Clear r16 |  |
| :--- | :--- | :--- |
| ser r17 | ; Set r17 |  |
| out | $\$ 18, r 16$ | ; Write zeros to Port B |
| nop |  | ; Wait (do nothing) |
| out | $\$ 18, r 17$ | ; Write ones to Port B |

Words: 1 (2 bytes)
Cycles: 1

## 89. POP - Pop Register from Stack

### 89.1 Description

This instruction loads register Rd with a byte from the STACK. The Stack Pointer is pre-incremented by 1 before the POP.

This instruction is not available in all devices. Refer to the device specific instruction set summary.


### 89.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{C}$ |  |  |  |  |  |  |
| - | - | - | - | - | - | - | - |

Example:

|  | call | routine | ; Call subroutine |
| :--- | :--- | :--- | :--- |
| routine: | $\ldots$ |  |  |
|  | push | p14 | ; Save r14 on the Stack |
|  | $\ldots$ |  | ; Save r13 on the Stack |
|  | pop | r13 | ; Restore r13 |
|  | pop | r14 | ; Restore r14 |
| ret |  | ; Return from subroutine |  |

Words: 1 (2 bytes)
Cycles: 2

## 90. PUSH - Push Register on Stack

### 90.1 Description

This instruction stores the contents of register Rr on the STACK. The Stack Pointer is post-decremented by 1 after the PUSH.
This instruction is not available in all devices. Refer to the device specific instruction set summary.


### 90.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | $\mathbf{C}$ |

Example:

|  | call | routine ; Call subroutine |
| :--- | :--- | :--- | :--- |
| $\ldots$ |  |  |
| routine: |  |  |
| push | r14 | ; Save r14 on the Stack |
| push | r13 | ; Save r13 on the Stack |
| $\ldots$ |  |  |
| pop | r13 | ; Restore r13 |
| pop | r14 | ; Restore r14 |
| ret |  | ; Return from subroutine |


| Words: | 1 (2 bytes) |
| :--- | :--- |
| Cycles: | 2 |
| Cycles XMEGA: | 1 |

## 91. RCALL - Relative Call to Subroutine

### 91.1 Description

Relative call to an address within PC $-2 \mathrm{~K}+1$ and $\mathrm{PC}+2 \mathrm{~K}$ (words). The return address (the instruction after the RCALL) is stored onto the Stack. See also CALL. For AVR microcontrollers with Program memory not exceeding 4K words (8KB) this instruction can address the entire memory from every address location. The Stack Pointer uses a post-decrement scheme during RCALL.

## Operation:

(i) $\quad \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ Devices with 16 bits $\mathrm{PC}, 128 \mathrm{~KB}$ Program memory maximum.
(ii) $\quad \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1 \quad$ Devices with 22 bits $\mathrm{PC}, 8 \mathrm{MB}$ Program memory maximum.

| Syntax: | Operands: | Program Counter: | Stack: |
| :--- | :--- | :--- | :--- |
| (i) | RCALL $k$ | $-2 K \leq k<2 K$ | $P C \leftarrow P C+k+1$ |

16-bit Opcode:

| 1101 | kkkk | kkkk | kkkk |
| :--- | :--- | :--- | :--- |

### 91.2 Status Register (SREG) and Boolean Formula

| I | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

|  | rcall routine | ; Call subroutine |
| :--- | :--- | :--- |
| routine: | push r14 |  |
|  | $\ldots$ |  |
|  | pop Save r14 on the Stack |  |
|  | ret |  |
|  |  | ; Restore r14 |
|  |  |  |

Words:
1 (2 bytes)
Cycles:
3 devices with 16 bit PC
4 devices with 22 bit PC
Cycles XMEGA: 2 devices with 16 bit PC
3 devices with 22 bit PC
Cycles Reduced Core tinyAVR:4

## 92. RET - Return from Subroutine

### 92.1 Description

Returns from subroutine. The return address is loaded from the STACK. The Stack Pointer uses a preincrement scheme during RET.

## Operation:

(i) $\mathrm{PC}(15: 0) \leftarrow$ STACKDevices with 16 bits PC, 128KB Program memory maximum.
(ii) $\mathrm{PC}(21: 0) \leftarrow$ STACKDevices with 22 bits PC, 8MB Program memory maximum.

|  | Syntax: | Operands: | Program Counter: | Stack: |
| :--- | :--- | :--- | :--- | :--- |
| (i) | RET | None | See Operation | $\mathrm{SP} \leftarrow \mathrm{SP}+2,(2$ bytes, 16 bits $)$ |
| (ii) | RET | None | See Operation | $\mathrm{SP} \leftarrow \mathrm{SP}+3,(3$ bytes, 22 bits $)$ |

16-bit Opcode:

| 1001 | 0101 | 0000 | 1000 |
| :--- | :--- | :--- | :--- |

### 92.2 Status Register (SREG) and Boolean Formula

| I | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

|  | call | routine | ; Call subroutine |
| :--- | :--- | :--- | :--- |
| routine: | push | r14 | ; Save r14 on the Stack |
|  | $\ldots$ |  |  |
|  | pop | r14 | ; Restore r14 |
|  | ret |  | ; Return from subroutine |

Words: 1 (2 bytes)
Cycles: 4 devices with 16 -bit PC
5 devices with 22-bit PC

## 93. RETI - Return from Interrupt

### 93.1 Description

Returns from interrupt. The return address is loaded from the STACK and the Global Interrupt Flag is set.
Note that the Status Register is not automatically stored when entering an interrupt routine, and it is not restored when returning from an interrupt routine. This must be handled by the application program. The Stack Pointer uses a pre-increment scheme during RETI.

## Operation:

(i) $\quad \mathrm{PC}(15: 0) \leftarrow$ STACKDevices with 16 bits PC, 128KB Program memory maximum.
(ii) $\quad \mathrm{PC}(21: 0) \leftarrow$ STACKDevices with 22 bits PC, 8MB Program memory maximum.

|  | Syntax: | Operands: | Program Counter: | Stack |
| :--- | :--- | :--- | :--- | :--- |
| (i) | RETI | None | See Operation | $\mathrm{SP} \leftarrow \mathrm{SP}+2$ (2 bytes, 16 bits) |
| (ii) | RETI | None | See Operation | $\mathrm{SP} \leftarrow \mathrm{SP}+3$ (3 bytes, 22 bits $)$ |

16-bit Opcode:

| 1001 | 0101 | 0001 | 1000 |
| :---: | :---: | :---: | :---: |

### 93.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{I}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{1}$ | - | - | - | - | - | - | - |  |

I: $\quad 1$
The I Flag is set.

## Example:

```
extint: push ro ; Save ro on the Stack
pop r0 ; Restore r0
reti ; Return and enable interrupts
```

Words: 1 (2 bytes)
Cycles: 4 devices with 16-bit PC
5 devices with 22-bit PC

## 94. RJMP - Relative Jump

### 94.1 Description

Relative jump to an address within PC $-2 \mathrm{~K}+1$ and PC + 2 K (words). For AVR microcontrollers with Program memory not exceeding 4 K words ( 8 KB ) this instruction can address the entire memory from every address location. See also JMP.

## Operation:

(i) $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$
(i) Ryntax

Operands:
Program Counter: Stack
(i) RJMP k
$-2 K \leq k<2 K$
$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1 \quad$ Unchanged
16-bit Opcode:

| 1100 | kkkk | kkkk | kkkk |
| :--- | :--- | :--- | :--- |

### 94.2 Status Register (SREG) and Boolean Formula



## Example:

|  | cpi | r16,\$42 | ; Compare r16 to $\$ 42$ |
| :--- | :--- | :--- | :--- |
| brne | error | ; Branch if r16 <> $\$ 42$ |  |
| rjmp | ok | ; Unconditional branch |  |
| error: | add | r16,r17 | ; Add r17 to r16 |
|  | inc | r16 | ; Increment r16 |
| ok: | nop |  | ; Destination for rjmp (do nothing) |

Words: 1 (2 bytes)
Cycles: 2

## 95. ROL - Rotate Left trough Carry

### 95.1 Description

Shifts all bits in Rd one place to the left. The C Flag is shifted into bit 0 of Rd. Bit 7 is shifted into the C Flag. This operation, combined with LSL, effectively multiplies multi-byte signed and unsigned values by two.

## Operation:



### 95.2 Status Register (SREG) and Boolean Formula

| I | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

H: Rd3
$\mathrm{S}: \quad \mathrm{N} \oplus \mathrm{V}$, for signed tests.
V : $\quad \mathrm{N} \oplus \mathrm{C}$, for N and C after the shift.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \bar{R} 7 \bullet \overline{R 6} \cdot \overline{R 5} \cdot \overline{R 4} \bullet \overline{R 3} \cdot \overline{R 2} \bullet \overline{R 1} \bullet \overline{R 0}$
Set if the result is $\$ 00$; cleared otherwise.
C: Rd7
Set if, before the shift, the MSB of Rd was set; cleared otherwise.
$R$ (Result) equals $R d$ after the operation.

## Example:

| lsl r18 | ; Multiply r19:r18 by two |
| :--- | :--- |
| rol r19 | ; r19:r18 is a signed or unsigned two-byte integer |
| brcs oneenc | ; Branch if carry set |
| $\ldots$ |  |
| oneenc:nop |  |

Words: 1 (2 bytes)
Cycles: 1

## 96. ROR - Rotate Right through Carry

### 96.1 Description

Shifts all bits in Rd one place to the right. The C Flag is shifted into bit 7 of Rd. Bit 0 is shifted into the C Flag. This operation, combined with ASR, effectively divides multi-byte signed values by two. Combined with LSR it effectively divides multi-byte unsigned values by two. The Carry Flag can be used to round the result.

Operation:


### 96.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

S: $\quad \mathrm{N} \oplus \mathrm{V}$, for signed tests.
$\mathrm{V}: \quad \mathrm{N} \oplus \mathrm{C}$, for N and C after the shift.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \bullet \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
C: Rd0
Set if, before the shift, the LSB of Rd was set; cleared otherwise.
$R$ (Result) equals $R d$ after the operation.

## Example:

|  | lsr | r19 |  | Divide r19:r18 by two |
| :---: | :---: | :---: | :---: | :---: |
|  | ror | r18 | ; | r19:r18 is an unsigned two-byte integer |
|  | brcc | zeroencl | ; | Branch if carry cleared |
|  | asr | r17 | ; | Divide r17:r16 by two |
|  | ror | r16 | ; | r17:r16 is a signed two-byte integer |
|  | brcc | zeroenc2 | ; | Branch if carry cleared |
| zeroencl: | nop |  |  | Branch destination (do nothing) |
| zeroencl: | nop |  |  | Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1

## 97. SBC - Subtract with Carry

### 97.1 Description

Subtracts two registers and subtracts with the C Flag and places the result in the destination register Rd.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{Rr}-\mathrm{C}$

| Syntax: |  | Operands: |
| :--- | :--- | :--- |$\quad$ Program Counter:

### 97.2 Status Register and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

H: $\quad \overline{\mathrm{Rd} 3} \cdot \mathrm{Rr} 3+\mathrm{Rr} 3 \bullet \mathrm{R} 3+\mathrm{R} 3 \cdot \overline{\mathrm{Rd} 3}$
Set if there was a borrow from bit 3; cleared otherwise.
S: $\quad \mathrm{N} \oplus \mathrm{V}$, for signed tests.
$\mathrm{V}: \quad \mathrm{Rd} 7 \bullet \overline{\mathrm{Rr} 7} \bullet \overline{\mathrm{R7}}+\overline{\mathrm{Rd} 7} \bullet \mathrm{Rr} 7 \bullet \mathrm{R} 7$
Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0} \cdot \mathrm{Z}$
Previous value remains unchanged when the result is zero; cleared otherwise.
C: $\quad \overline{\mathrm{Rd} 7} \bullet \mathrm{Rr} 7+\mathrm{Rr} 7 \bullet \mathrm{R} 7+\mathrm{R} 7 \bullet \overline{\mathrm{Rd} 7}$
Set if the absolute value of the contents of $\operatorname{Rr}$ plus previous carry is larger than the absolute value of the Rd; cleared otherwise.
$R$ (Result) equals $R d$ after the operation.

## Example:

```
    sub r2,r0 ; Subtract low byte
    sbc r3,r1 ; Subtract with carry high byte
```

Words: 1 (2 bytes)
Cycles: 1

## 98. SBCI - Subtract Immediate with Carry

### 98.1 Description

Subtracts a constant from a register and subtracts with the C Flag and places the result in the destination register Rd.

## Operation:

(i) $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{K}-\mathrm{C}$


### 98.2 Status Register and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

$\mathrm{H}: \quad \overline{\mathrm{Rd} 3} \cdot \mathrm{~K} 3+\mathrm{K} 3 \cdot \mathrm{R} 3+\mathrm{R} 3 \cdot \overline{\mathrm{Rd} 3}$
Set if there was a borrow from bit 3; cleared otherwise.

S: $\quad \mathrm{N} \oplus \mathrm{V}$, for signed tests.
$\mathrm{V}: \quad \mathrm{Rd} 7 \bullet \overline{\mathrm{~K} 7} \bullet \overline{\mathrm{R} 7}+\overline{\mathrm{Rd} 7} \bullet \mathrm{~K} 7 \bullet \mathrm{R} 7$
Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0} \cdot \mathrm{Z}$
Previous value remains unchanged when the result is zero; cleared otherwise.
$\mathrm{C}: \quad \overline{\mathrm{Rd} 7} \bullet \mathrm{~K} 7+\mathrm{K} 7 \bullet \mathrm{R} 7+\mathrm{R} 7 \bullet \mathrm{Rd} 7$
Set if the absolute value of the constant plus previous carry is larger than the absolute value of Rd; cleared otherwise.
$R$ (Result) equals $R d$ after the operation.

## Example:

```
subi r16,$23 ; Subtract low byte
sbci r17,$4F ; Subtract with carry high byte
```

Words: 1 (2 bytes)
Cycles: 1

## 99. SBI - Set Bit in I/O Register

### 99.1 Description

Sets a specified bit in an I/O Register. This instruction operates on the lower 32 I/O Registers - addresses 0-31.

## Operation:

(i) $\quad \mathrm{l} / \mathrm{O}(\mathrm{A}, \mathrm{b}) \leftarrow 1$
(i) $\quad$ Syntax:

## Operands:

Program Counter:
$0 \leq A \leq 31,0 \leq b \leq 7$
$P C \leftarrow P C+1$

16-bit Opcode:

| 1001 | 1010 | AAAA | Abbb |
| :--- | :--- | :--- | :--- |

### 99.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{~}$ | $\mathbf{C}$ |  |  |  |  |  |
| - | - | - | - | - | - | - | - |

## Example:

| out | $\$ 1 \mathrm{E}, \mathrm{r0}$ | ; Write EEPROM address |
| :--- | :--- | :--- |
| sbi | $\$ 1 \mathrm{C}, 0$ | ; Set read bit in EECR |
| in | r1,\$1D | ; Read EEPROM data |

Words: 1 (2 bytes)
Cycles:
2
Cycles XMEGA:
1
Cycles Reduced Core tinyAVR:1

## 100. SBIC - Skip if Bit in I/O Register is Cleared

### 100.1 Description

This instruction tests a single bit in an I/O Register and skips the next instruction if the bit is cleared. This instruction operates on the lower 32 I/O Registers - addresses 0-31.

## Operation:

If $\mathrm{I} / \mathrm{O}(\mathrm{A}, \mathrm{b})=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+2$ (or 3$)$ else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

Syntax: Operands: Program Counter:
(i) $\quad$ SBIC A,b $\quad 0 \leq A \leq 31,0 \leq b \leq 7$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, Condition false - no skip
$\mathrm{PC} \leftarrow \mathrm{PC}+2$, Skip a one word instruction
$\mathrm{PC} \leftarrow \mathrm{PC}+3$, Skip a two word instruction

## 16-bit Opcode:

| 1001 | 1001 | AAAA | Abbb |
| :---: | :---: | :---: | :---: |

### 100.2 Status Register (SREG) and Boolean Formula

| I | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

```
e2wait: sbic $1C,1 ; Skip next inst. if EEWE cleared
    rjmp e2wait ; EEPROM write not finished
    nop ; Continue (do nothing)
```

Words:
Cycles:

Cycles XMEGA:

1 (2 bytes)
1 if condition is false (no skip)
2 if condition is true (skip is executed) and the instruction skipped is 1 word
3 if condition is true (skip is executed) and the instruction skipped is 2 words
2 if condition is false (no skip)
3 if condition is true (skip is executed) and the instruction skipped is 1 word
4 if condition is true (skip is executed) and the instruction skipped is 2 words

## 101. SBIS - Skip if Bit in I/O Register is Set

### 101.1 Description

This instruction tests a single bit in an I/O Register and skips the next instruction if the bit is set. This instruction operates on the lower 32 I/O Registers - addresses 0-31.

## Operation:

(i) If $\mathrm{I} / \mathrm{O}(\mathrm{A}, \mathrm{b})=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+2$ (or 3$)$ else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

## Syntax: Operands: Program Counter:

(i) $\quad$ SBIS $\mathrm{A}, \mathrm{b} \quad 0 \leq \mathrm{A} \leq 31,0 \leq b \leq 7$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, Condition false - no skip
$P C \leftarrow P C+2$, Skip a one word instruction
$\mathrm{PC} \leftarrow \mathrm{PC}+3$, Skip a two word instruction

## 16-bit Opcode:

| 1001 | 1011 | AAAA | Abbb |
| :---: | :---: | :---: | :---: |

### 101.2 Status Register (SREG) and Boolean Formula

| I | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

```
waitset: sbis $10,0 ; Skip next inst. if bit 0 in Port D set
rjmp waitset ; Bit not set
nop ; Continue (do nothing)
```

Words:
Cycles:

## Cycles XMEGA:

1 (2 bytes)
1 if condition is false (no skip)
2 if condition is true (skip is executed) and the instruction skipped is 1 word
3 if condition is true (skip is executed) and the instruction skipped is 2 words
2 if condition is false (no skip)
3 if condition is true (skip is executed) and the instruction skipped is 1 word
4 if condition is true (skip is executed) and the instruction skipped is 2 words

## 102. SBIW - Subtract Immediate from Word

### 102.1 Description

Subtracts an immediate value (0-63) from a register pair and places the result in the register pair. This instruction operates on the upper four register pairs, and is well suited for operations on the Pointer Registers.
This instruction is not available in all devices. Refer to the device specific instruction set summary.

## Operation:

(i) $\quad R d+1: R d \leftarrow R d+1: R d-K$
Syntax: Operands: Program Counter:
(i) $\mathrm{SBIW} \mathrm{Rd}+1: \mathrm{Rd}, \mathrm{K}$
$d \in\{24,26,28,30\}, 0 \leq K \leq 63$
$P C \leftarrow P C+1$
16-bit Opcode:

| 1001 | 0111 | KKdd | KKKK |
| :---: | :---: | :---: | :---: |

### 102.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

$\mathrm{S}: \quad \mathrm{N} \oplus \mathrm{V}$, for signed tests.
V: $\quad \mathrm{Rdh} 7 \cdot \overline{\mathrm{R} 15}$
Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R} 15$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 15} \cdot \overline{\mathrm{R} 14} \cdot \overline{\mathrm{R} 13} \bullet \overline{\mathrm{R} 12} \cdot \overline{\mathrm{R} 11} \bullet \overline{\mathrm{R} 10} \cdot \overline{\mathrm{R} 9} \cdot \overline{\mathrm{R} 8} \cdot \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 0000$; cleared otherwise.
C: $\quad \mathrm{R} 15 \cdot \overline{\mathrm{Rdh} 7}$
Set if the absolute value of K is larger than the absolute value of Rd ; cleared otherwise.
$R$ (Result) equals Rdh:Rdl after the operation (Rdh7-Rdh0 $=R 15-R 8$, Rdl7-RdI0=R7-R0).

## Example:

```
sbiw r25:r24,1 ; Subtract 1 from r25:r24
sbiw YH:YL,63 ; Subtract 63 from the Y-pointer(r29:r28)
```

Words: 1 (2 bytes)
Cycles: 2

## 103. SBR - Set Bits in Register

### 103.1 Description

Sets specified bits in register Rd. Performs the logical ORI between the contents of register Rd and a constant mask K and places the result in the destination register Rd.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow R d \vee K$

|  | Syntax: |  | Operands: |  | Program Counter:$P C \leftarrow P C+1$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (i) |  |  | $\mathrm{d} \leq 31$ | 255 |  |
|  | 16-bit Opcode: |  |  |  |  |
|  | 0110 | KKkK | dddd | KKKK |  |

### 103.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

$\mathrm{S}: \quad \mathrm{N} \oplus \mathrm{V}$, for signed tests.

V: 0
Cleared.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
$R$ (Result) equals Rd after the operation.

## Example:

```
sbr r16,3 ; Set bits 0 and 1 in r16
    sbr r17,$F0 ; Set 4 MSB in r17
```

Words: 1 (2 bytes)
Cycles: 1

## 104. SBRC - Skip if Bit in Register is Cleared

### 104.1 Description

This instruction tests a single bit in a register and skips the next instruction if the bit is cleared.

## Operation:

(i) If $\operatorname{Rr}(\mathrm{b})=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+2$ (or 3 ) else $\mathrm{PC} \leftarrow \mathrm{PC}+1$
Syntax:

## Program Counter:

(i) $\operatorname{SBRC~Rr,b}$

## Operands:

$0 \leq r \leq 31,0 \leq b \leq 7$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, Condition false - no skip
$\mathrm{PC} \leftarrow \mathrm{PC}+2$, Skip a one word instruction
$\mathrm{PC} \leftarrow \mathrm{PC}+3$, Skip a two word instruction

16-bit Opcode:

| 1111 | $110 r$ | rrrr | 0bbb |
| :--- | :--- | :--- | :--- |

### 104.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

$$
\begin{array}{ll}
\text { sub r0,r1 } & \text {; Subtract r1 from r0 } \\
\text { sbrc r0,7 } & \text {; Skip if bit } 7 \text { in r0 cleared } \\
\text { sub r0,r1 } & \text {; Only executed if bit } 7 \text { in r0 not cleared } \\
\text { nop } &
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1 if condition is false (no skip)
2 if condition is true (skip is executed) and the instruction skipped is 1 word
3 if condition is true (skip is executed) and the instruction skipped is 2 words

## 105. SBRS - Skip if Bit in Register is Set

### 105.1 Description

This instruction tests a single bit in a register and skips the next instruction if the bit is set.

## Operation:

(i) If $\operatorname{Rr}(\mathrm{b})=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+2$ (or 3 ) else $\mathrm{PC} \leftarrow \mathrm{PC}+1$
Syntax:

## Program Counter:

(i) $\mathrm{SBRS} R \mathrm{Rr}, \mathrm{b}$

## Operands:

$0 \leq r \leq 31,0 \leq b \leq 7$
$P C \leftarrow P C+1$, Condition false - no skip
$\mathrm{PC} \leftarrow \mathrm{PC}+2$, Skip a one word instruction
$\mathrm{PC} \leftarrow \mathrm{PC}+3$, Skip a two word instruction

16-bit Opcode:

| 1111 | $111 r$ | $\operatorname{rrrr}$ | $0 . b b b$ |
| :--- | :---: | :---: | :---: |

### 105.2 Status Register (SREG) and Boolean Formula

| I | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

| sub | $r 0, r 1$ | $;$ Subtract r1 from ro |
| :--- | :--- | :--- |
| sbrs | $r 0,7$ | ; Skip if bit 7 in r0 set |
| neg | $r 0$ | $;$ Only executed if bit 7 in ro not set |
| nop |  | $;$ Continue (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false (no skip)
2 if condition is true (skip is executed) and the instruction skipped is 1 word
3 if condition is true (skip is executed) and the instruction skipped is 2 words

## 106. SEC - Set Carry Flag

### 106.1 Description

Sets the Carry Flag (C) in SREG (Status Register).

106.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | T | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | $\mathbf{1}$ |  |

C: $\quad 1$
Carry Flag set.
Example:

| sec | $;$ Set Carry Flag |
| :--- | :--- |
| adc | $r 0, r 1 \quad ; r 0=r 0+r 1+1$ |

Words: 1 (2 bytes)
Cycles: 1

## 107. SEH - Set Half Carry Flag

### 107.1 Description

Sets the Half Carry (H) in SREG (Status Register).

Operation:
(i) $\quad \mathrm{H} \leftarrow 1$

| Syntax: |  | Operands: |
| :--- | :--- | :--- |
| SEH | None | Program Counter: |
| (i) | PC $\leftarrow \mathrm{PC}+1$ |  |

### 107.2 Status Register (SREG) and Boolean Formula

| I | T | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\mathbf{1}$ | - | - | - | - | - |

H: $\quad 1$
Half Carry Flag set.
Example:

```
seh ; Set Half Carry Flag
```

Words: 1 (2 bytes)
Cycles: 1

## 108. SEI - Set Global Interrupt Flag

### 108.1 Description

Sets the Global Interrupt Flag (I) in SREG (Status Register). The instruction following SEI will be executed before any pending interrupts.

## Operation:

(i)
$\mathrm{I} \leftarrow 1$

| Syntax: |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| (i)Operands: <br> SEI |  |  |  |  |
| None |  |  |  |  |

### 108.2 Status Register (SREG) and Boolean Formula



I: $\quad 1$
Global Interrupt Flag set.

## Example:

```
sei ; set global interrupt enable
sleep ; enter sleep, waiting for interrupt
; note: will enter sleep before any pending interrupt(s)
```

Words: 1 (2 bytes)
Cycles: 1

## 109. SEN - Set Negative Flag

### 109.1 Description

Sets the Negative Flag (N) in SREG (Status Register).

|  | Operation: |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (i) | $N \leftarrow 1$ |  |  |  |  |
| (i) | Syntax: |  | Operands: |  | Program Counter: |
|  | SEN |  | None |  | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |
|  | 16-bit Opcode: |  |  |  |  |
|  | 01 | 0100 | 0010 | 1000 |  |

109.2 Status Register (SREG) and Boolean Formula

| I | T | H | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | $\mathbf{1}$ | - | - |

$\mathrm{N}: \quad 1$
Negative Flag set.
Example:

| add r2,r19 | ; Add r19 to r2 |
| :--- | :--- |
| sen | ; Set Negative Flag |

Words: 1 (2 bytes)
Cycles: 1

## 110. SER - Set all Bits in Register

### 110.1 Description

Loads \$FF directly to register Rd.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \$ F F$

110.2 Status Register (SREG) and Boolean Formula

| I | T | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

| clr r16 | ; Clear r16 |  |
| :--- | :--- | :--- |
| ser | r17 | ; Set r17 |
| out | $\$ 18, r 16$ | ; Write zeros to Port B |
| nop |  | ; Delay (do nothing) |
| out | $\$ 18, r 17$ | $;$ Write ones to Port B |

Words: 1 (2 bytes)
Cycles: 1

## 111. SES - Set Signed Flag

### 111.1 Description

Sets the Signed Flag (S) in SREG (Status Register).

## Operation:

(i) $\quad \mathrm{S} \leftarrow 1$

| Syntax: |  | Operands: |
| :--- | :---: | :---: |
| (i) |  |  |
| SES |  |  |
| 16-bit Opcode: |  |  |

### 111.2 Status Register (SREG) and Boolean Formula

| I | T | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\mathbf{1}$ | - | - | - | - |

S: $\quad 1$
Signed Flag set.
Example:

| add r2,r19 | ; Add r19 to r2 |
| :--- | :--- |
| ses | ; Set Negative Flag |

Words: 1 (2 bytes)
Cycles: 1

## 112. SET - Set T Flag

### 112.1 Description

Sets the T Flag in SREG (Status Register).

112.2 Status Register (SREG) and Boolean Formula

| I | T | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | $\mathbf{1}$ | - | - | - | - | - | - |

$\mathrm{T}: \quad 1$
T Flag set.

## Example:

$$
\text { set } \quad \text {; Set } \mathrm{T} \text { Flag }
$$

Words: 1 (2 bytes)
Cycles: 1

## 113. SEV - Set Overflow Flag

### 113.1 Description

Sets the Overflow Flag (V) in SREG (Status Register).

113.2 Status Register (SREG) and Boolean Formula

| I | T | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\mathbf{1}$ | - | - | - |

V : $\quad 1$
Overflow Flag set.
Example:

| add $r 2, r 19$ | ; Add r19 to r2 |
| :--- | :--- |
| sev | ; Set Overflow Flag |

Words: 1 (2 bytes)
Cycles: 1

## 114. SEZ - Set Zero Flag

### 114.1 Description

Sets the Zero Flag (Z) in SREG (Status Register).

## Operation:

(i) $\quad \mathrm{Z} \leftarrow 1$

114.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{y}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | $\mathbf{Z}$ | - |

Z: 1 Zero Flag set.

## Example:

| add r2,r19 | ; Add r19 to r2 |
| :--- | :--- |
| sez | ; Set Zero Flag |

Words: 1 (2 bytes)
Cycles: 1

## 115. SLEEP

### 115.1 Description

This instruction sets the circuit in sleep mode defined by the MCU Control Register.

## Operation:

Refer to the device documentation for detailed description of SLEEP usage.
Syntax: Operands: Program Counter:

SLEEP
None
$P C \leftarrow P C+1$
16-bit Opcode:

| 1001 | 0101 | 1000 | 1000 |
| :--- | :--- | :--- | :--- |

### 115.2 Status Register (SREG) and Boolean Formula

| I | T | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

| mov | r0,r11 | $;$ Copy r11 to r0 |
| :--- | :--- | :--- |
| ldi | r16, (1<<SE) | ; Enable sleep mode |
| out | MCUCR, r16 |  |
| sleep |  | $;$ Put MCU in sleep mode |

Words: 1 (2 bytes)
Cycles: 1

## 116. SPM - Store Program Memory

### 116.1 Description

SPM can be used to erase a page in the Program memory, to write a page in the Program memory (that is already erased), and to set Boot Loader Lock bits. In some devices, the Program memory can be written one word at a time, in other devices an entire page can be programmed simultaneously after first filling a temporary page buffer. In all cases, the Program memory must be erased one page at a time. When erasing the Program memory, the RAMPZ and Z-register are used as page address. When writing the Program memory, the RAMPZ and Z-register are used as page or word address, and the R1:R0 register pair is used as data ${ }^{(1)}$. When setting the Boot Loader Lock bits, the R1:R0 register pair is used as data. Refer to the device documentation for detailed description of SPM usage. This instruction can address the entire Program memory.
The SPM instruction is not available in all devices. Refer to the device specific instruction set summary.
Note: 1. R1 determines the instruction high byte, and R0 determines the instruction low byte.

## Operation:

(i) $\quad(R A M P Z: Z) \leftarrow \$$ ffff
(ii) $\quad(\mathrm{RAMPZ}: Z) \leftarrow \mathrm{R} 1: \mathrm{R} 0$
(iii) $\quad($ RAMPZ:Z $) \leftarrow \mathrm{R} 1:$ R0
(iv) $\quad($ RAMPZ:Z $) \leftarrow T E M P$
(v) BLBITS $\leftarrow R 1: R 0$

Syntax: Operands:
(i)-(v) SPM

Z+

## Comment:

Erase Program memory page
Write Program memory word
Write temporary page buffer
Write temporary page buffer to Program memory
Set Boot Loader Lock bits
Program Counter:
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

16-bit Opcode:

| 1001 | 0101 | 1110 | 1000 |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formula:

| $\mathbf{I}$ | T | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

```
;This example shows SPM write of one page for devices with page write
;- the routine writes one page of data from RAM to Flash
; the first data location in RAM is pointed to by the Y-pointer
; the first data location in Flash is pointed to by the Z-pointer
;- error handling is not included
;- the routine must be placed inside the boot space
; (at least the do_spm sub routine)
;- registers used: r0, r1, temp1, temp2, looplo, loophi, spmcrval
; (temp1, temp2, looplo, loophi, spmcrval must be defined by the user)
; storing and restoring of registers is not included in the routine
; register usage can be optimized at the expense of code size
.equPAGESIZEB = PAGESIZE*2;PAGESIZEB is page size in BYTES, not words
.org SMALLBOOTSTART
write_page:
    ;page erase
    ldispmcrval, (1<<PGERS) + (1<<SPMEN)
    calldo_spm
```

```
    ;transfer data from RAM to Flash page buffer
    ldilooplo, low(PAGESIZEB);init loop variable
    ldiloophi, high(PAGESIZEB);not required for PAGESIZEB<=256
wrloop:ldro, Y+
    ldr1, Y+
    ldispmcrval, (1<<SPMEN)
    calldo_spm
    adiwZH:ZL, 2
    sbiwloophi:looplo, 2;use subi for PAGESIZEB<=256
    brnewrloop
    ;execute page write
    subiZL, low(PAGESIZEB);restore pointer
    sbciZH, high(PAGESIZEB); not required for PAGESIZEB<=256
    ldispmcrval, (1<<PGWRT) + (1<<SPMEN)
    calldo_spm
    ;read back and check, optional
    ldilooplo, low(PAGESIZEB);init loop variable
    ldiloophi, high(PAGESIZEB); not required for PAGESIZEB<=256
    subiYL, low(PAGESIZEB);restore pointer
    sbciYH, high(PAGESIZEB)
rdloop:lpmr0, Z+
    ldr1, Y+
    cpser0, r1
    jmperror
    sbiwloophi:looplo, 2;use subi for PAGESIZEB<=256
    brnerdloop
    ;return
    ret
do_spm:
    ;input: spmcrval determines SPM action
    ;disable interrupts if enabled, store status
    intemp2, SREG
    cli
    ;check for previous SPM complete
wait:intemp1, SPMCR
    sbrctemp1, SPMEN
    rjmpwait
    ;SPM timed sequence
    outSPMCR, spmcrval
    spm
    ;restore SREG (to enable interrupts if originally enabled)
    outSREG, temp2
    ret
```

Words: 1 (2 bytes)
Cycles: depends on the operation

## 117. SPM \#2 - Store Program Memory

### 117.1 Description

SPM can be used to erase a page in the Program memory and to write a page in the Program memory (that is already erased). An entire page can be programmed simultaneously after first filling a temporary page buffer. The Program memory must be erased one page at a time. When erasing the Program memory, the RAMPZ and Z-register are used as page address. When writing the Program memory, the RAMPZ and Z-register are used as page or word address, and the R1:R0 register pair is used as data ${ }^{(1)}$.

Refer to the device documentation for detailed description of SPM usage. This instruction can address the entire Program memory.

Note: 1. R1 determines the instruction high byte, and R0 determines the instruction low byte.

## Operation:

(i) $\quad(R A M P Z: Z) \leftarrow \$$ ffff
(ii) $\quad(R A M P Z: Z) \leftarrow R 1: R 0$
(iii) $\quad($ RAMPZ:Z) $\leftarrow$ BUFFER
(iv) $\quad(R A M P Z: Z) \leftarrow$ \$fff $\quad Z \leftarrow Z+2$
(v) $\quad(R A M P Z: Z) \leftarrow R 1: R 0 \quad Z \leftarrow Z+2$
(vi) $\quad(R A M P Z: Z) \leftarrow B U F F E R$
$Z \leftarrow Z+2$

Syntax: Operands:
(i)-(iii) SPM
(iv)-(vi) SPM Z+

None
None

## Comment:

Erase Program memory page
Load Page Buffer
Write Page Buffer to Program memory
Erase Program memory page, $Z$ post incremented
Load Page Buffer, Z post incremented
Write Page Buffer to Program memory, Z post incremented

Program Counter:
$P C \leftarrow P C+1$
$P C \leftarrow P C+1$

16-bit Opcode:

| (i)-(iii) | 1001 | 0101 | 1110 | 1000 |
| :---: | :---: | :---: | :---: | :---: |
| (iv)-(vi) | 1001 | 0101 | 1111 | 1000 |

Status Register (SREG) and Boolean Formula:

| I | T | H | S | $\mathbf{V}$ | N |  | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

Words: 1 (2 bytes)
Cycles: Depends on the operation

## 118. ST - Store Indirect From Register to Data Space using Index $X$

### 118.1 Description

Stores one byte indirect from a register to data space. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. The EEPROM has a separate address space.

The data location is pointed to by the X ( 16 bits) Pointer Register in the Register File. Memory access is limited to the current data segment of 64 KB . To access another data segment in devices with more than 64 KB data space, the RAMPX in register in the I/O area has to be changed.

The X-pointer Register can either be left unchanged by the operation, or it can be post-incremented or predecremented. These features are especially suited for accessing arrays, tables, and Stack Pointer usage of the X-pointer Register. Note that only the low byte of the X-pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPX Register in the I/O area is updated in parts with more than 64KB data space or more than 64KB Program memory, and the increment/ decrement is added to the entire 24 -bit address on such devices.

Not all variants of this instruction is available in all devices. Refer to the device specific instruction set summary. The result of these combinations is undefined:

ST X+, r26
ST $X+$, r27
ST -X, r26
ST -X, r27
Using the X-pointer:

Operation:
(i) $\quad(\mathrm{X}) \leftarrow \mathrm{Rr}$
(ii) $\quad(X) \leftarrow R r \quad X \leftarrow X+1$
(iii) $\quad X \leftarrow X-1 \quad(X) \leftarrow R r$

Syntax: Operands:
(i) $\mathrm{ST} X, \mathrm{Rr} \quad 0 \leq \mathrm{r} \leq 31$
(ii) $\mathrm{ST} \mathrm{X}+, \mathrm{Rr} \quad 0 \leq \mathrm{r} \leq 31$
(iii) $\quad \mathrm{ST}-\mathrm{X}, \mathrm{Rr} \quad 0 \leq \mathrm{r} \leq 31$

## Comment:

X: Unchanged
X: Post incremented
X: Pre decremented
Program Counter:
$P C \leftarrow P C+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$P C \leftarrow P C+1$

16-bit Opcode:

| (i) | 1001 | $001 r$ | $\operatorname{rrrr}$ | 1100 |
| :---: | :---: | :---: | :---: | :---: |
| (ii) | 1001 | $001 r$ | $\operatorname{rrrr}$ | 1101 |
| (iii) | 1001 | $001 r$ | $\operatorname{rrrr}$ | 1110 |

### 118.2 Status Register (SREG) and Boolean Formula



## Example:

| clr | r27 | $;$ Clear $X$ high byte |
| :--- | :--- | :--- |
| ldi | $r 26, \$ 60$ | $;$ Set $X$ low byte to $\$ 60$ |
| st | $X+, r 0$ | $;$ Store r0 in data space loc. \$60 (X post inc) |
| st | $X, r 1$ | $;$ Store r1 in data space loc. \$61 |
| ldi | $r 26, \$ 63$ | $;$ Set $X$ low byte to $\$ 63$ |
| st | $X, r 2$ | $;$ Store r2 in data space loc. \$63 |
| st | $-X, r 3$ | $;$ Store r3 in data space loc. \$62 (X pre dec) |

Words:
Cycles:
1 (2 bytes)

Cycles XMEGA:
2
(i) 1
(ii) 1
(iii) 2

Cycles Reduced Core tinyAVR:(i) 1
(ii) 1
(iii) 2

## 119. ST (STD) - Store Indirect From Register to Data Space using Index $Y$

### 119.1 Description

Stores one byte indirect with or without displacement from a register to data space. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. The EEPROM has a separate address space.
The data location is pointed to by the Y (16 bits) Pointer Register in the Register File. Memory access is limited to the current data segment of 64 KB . To access another data segment in devices with more than 64KB data space, the RAMPY in register in the I/O area has to be changed.
The Y -pointer Register can either be left unchanged by the operation, or it can be post-incremented or predecremented. These features are especially suited for accessing arrays, tables, and Stack Pointer usage of the Y-pointer Register. Note that only the low byte of the Y-pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPY Register in the I/O area is updated in parts with more than 64KB data space or more than 64KB Program memory, and the increment/ decrement/displacement is added to the entire 24 -bit address on such devices.

Not all variants of this instruction is available in all devices. Refer to the device specific instruction set summary. The result of these combinations is undefined:

```
ST Y+, r28
```

ST $\mathrm{Y}+$, r29
ST -Y, r28
ST -Y, r29
Using the Y-pointer:


### 119.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |  |

## Example:

| clr | r29 | $;$ Clear Y high byte |
| :--- | :--- | :--- |
| ldi | $r 28, \$ 60$ | $;$ Set Y low byte to \$60 |
| st | $Y+, r 0$ | $;$ Store r0 in data space loc. \$60 (Y post inc) |
| st | $Y, r 1$ | $;$ Store r1 in data space loc. \$61 |
| ldi | $r 28, \$ 63$ | $;$ Set Y low byte to \$63 |
| st | $Y, r 2$ | $;$ Store r2 in data space loc. \$63 |
| st | $-Y, r 3$ | $;$ Store r3 in data space loc. \$62 (Y pre dec) |
| std | $Y+2, r 4$ | $;$ Store r4 in data space loc. \$64 |

Words: 1 (2 bytes)
Cycles: 2
Cycles XMEGA: (i) 1
(ii) 1
(iii) 2
(iv) 2

Cycles Reduced Core tinyAVR:(i) 1
(ii) 1
(iii) 2

## 120. ST (STD) - Store Indirect From Register to Data Space using Index Z

### 120.1 Description

Stores one byte indirect with or without displacement from a register to data space. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. The EEPROM has a separate address space.
The data location is pointed to by the $Z$ ( 16 bits) Pointer Register in the Register File. Memory access is limited to the current data segment of 64KB. To access another data segment in devices with more than 64KB data space, the RAMPZ in register in the I/O area has to be changed.
The Z-pointer Register can either be left unchanged by the operation, or it can be post-incremented or predecremented. These features are especially suited for Stack Pointer usage of the Z-pointer Register, however because the Z-pointer Register can be used for indirect subroutine calls, indirect jumps and table lookup, it is often more convenient to use the X or Y -pointer as a dedicated Stack Pointer. Note that only the low byte of the Z-pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPZ Register in the I/O area is updated in parts with more than 64KB data space or more than 64KB Program memory, and the increment/decrement/displacement is added to the entire 24-bit address on such devices.
Not all variants of this instruction is available in all devices. Refer to the device specific instruction set summary.
The result of these combinations is undefined:
ST Z+, r30
ST Z+, r31
ST - Z, r30
ST -Z, r31

## Using the Z-pointer:

Operation:
(i) $\quad(Z) \leftarrow R r$
(ii) $\quad(Z) \leftarrow R r \quad Z \leftarrow Z+1$
(iii) $Z \leftarrow Z-1 \quad(Z) \leftarrow R r$
(iv) $\quad(Z+q) \leftarrow R r$

## Syntax:

(i) $\mathrm{ST} \mathrm{Z}, \mathrm{Rr}$

Operands:
(ii) $\mathrm{ST} \mathrm{Z}+, \mathrm{Rr}$
$0 \leq r \leq 31$
(iii) $\mathrm{ST}-\mathrm{Z}, \mathrm{Rr}$
(iv) $\operatorname{STD} Z+q, R r$
$0 \leq r \leq 31$
$0 \leq r \leq 31$
$0 \leq r \leq 31,0 \leq q \leq 63$

## Comment:

Z: Unchanged
Z: Post incremented
Z: Pre decremented
Z: Unchanged, q: Displacement

## Program Counter:

$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$P C \leftarrow P C+1$
$P C \leftarrow P C+1$
$P C \leftarrow P C+1$

16-bit Opcode :

| (i) | 1000 | $001 r$ | rrrr | 0000 |
| :---: | :---: | :---: | :---: | :---: |
| (ii) | 1001 | $001 r$ | rrrr | 0001 |
| (iii) | 1001 | $001 r$ | rrrr | 0010 |
| (iv) | $10 q 0$ | qq1r | rrrr | $0 q q q$ |

### 120.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |  |

Example:

| clr | r31 | $;$ Clear $Z$ high byte |
| :--- | :--- | :--- |
| ldi | $r 30, \$ 60$ | $;$ Set Z low byte to $\$ 60$ |
| st | $Z+, r 0$ | $;$ Store r0 in data space loc. \$60 (Z post inc) |
| st | $Z, r 1$ | $;$ Store r1 in data space loc. \$61 |
| ldi | $r 30, \$ 63$ | $;$ Set Z low byte to $\$ 63$ |
| st | $Z, r 2$ | $;$ Store r2 in data space loc. \$63 |
| st | $-Z, r 3$ | $;$ Store r3 in data space loc. \$62 (Z pre dec) |
| std | $Z+2, r 4$ | $;$ Store r4 in data space loc. \$64 |

Words: 1 (2 bytes)
Cycles: 2
Cycles XMEGA: (i) 1
(ii) 1
(iii) 2
(iv) 2

Cycles Reduced Core tinyAVR:(i) 1
(ii) 1
(iii) 2

## 121. STS - Store Direct to Data Space

### 121.1 Description

Stores one byte from a Register to the data space. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. The EEPROM has a separate address space.

A 16-bit address must be supplied. Memory access is limited to the current data segment of 64KB. The STS instruction uses the RAMPD Register to access memory above 64KB. To access another data segment in devices with more than 64KB data space, the RAMPD in register in the I/O area has to be changed.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

## Operation:

(i) $\quad(\mathrm{k}) \leftarrow \mathrm{Rr}$

## Syntax: <br> Operands: <br> Program Counter:

(i) $\mathrm{STS} \mathrm{k}, \mathrm{Rr}$
$0 \leq r \leq 31,0 \leq k \leq 65535$
$P C \leftarrow P C+2$

## 32-bit Opcode:

| 1001 | 001 d | dddd | 0000 |
| :---: | :---: | :---: | :---: |
| kkkk | kkkk | kkkk | kkkk |

### 121.2 Status Register (SREG) and Boolean Formula

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |  |

Example:

$$
\begin{array}{lll}
\text { lds } & r 2, \$ F F 00 & ; \text { Load r2 with the contents of data space location } \$ F F 00 \\
\text { add } & r 2, r 1 & \text {; add r1 to r2 } \\
\text { sts } & \$ F F 00, r 2 & \text {; Write back }
\end{array}
$$

Words: 2 (4 bytes)
Cycles: 2

## 122. STS (16-bit) - Store Direct to Data Space

### 122.1 Description

Stores one byte from a Register to the data space. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. In some parts the Flash memory has been mapped to the data space and can be written using this command. The EEPROM has a separate address space.

A 7-bit address must be supplied. The address given in the instruction is coded to a data space address as follows:

ADDR[7:0] = (INST[8], INST[8], INST[10], INST[9], INST[3], INST[2], INST[1], INST[0])
Memory access is limited to the address range $0 \times 40 \ldots 0 \times b f$ of the data segment.
This instruction is not available in all devices. Refer to the device specific instruction set summary.

## Operation:

(i) $\quad(\mathrm{k}) \leftarrow \mathrm{Rr}$

Syntax: Operands: Program Counter:
(i) $\mathrm{STS} \mathrm{k}, \mathrm{Rr}$
$16 \leq r \leq 31,0 \leq k \leq 127$
$P C \leftarrow P C+1$

16-bit Opcode:

| 1010 | 1kkk | dddd | kkkk |
| :--- | :--- | :--- | :--- |

### 122.2 Status Register (SREG) and Boolean Formula

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

Example:

| lds | r16, $\$ 00$ | ; Load r16 with the contents of data space location $\$ 00$ |
| :--- | :--- | :--- |
| add | r16,r17 | ; add r17 to r16 |
| sts | $\$ 00, r 16$ | $;$ Write result to the same address it was fetched from |

Words: 1 (2 bytes)
Cycles: 1
Note: Registers r0...r15 are remaped to r16...r31

## 123. SUB - Subtract without Carry

### 123.1 Description

Subtracts two registers and places the result in the destination register Rd.

## Operation:

(i) $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{Rr}$


### 123.2 Status Register and Boolean Formula

| I | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

$\mathrm{H}: \quad \overline{\mathrm{Rd} 3} \cdot \mathrm{Rr} 3+\mathrm{Rr} 3 \cdot \mathrm{R} 3+\mathrm{R} 3 \cdot \overline{\mathrm{Rd} 3}$
Set if there was a borrow from bit 3; cleared otherwise.
$\mathrm{S}: \quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
$\mathrm{V}: \quad \mathrm{Rd} 7 \bullet \overline{\mathrm{Rr} 7} \bullet \overline{\mathrm{R} 7}+\overline{\mathrm{Rd} 7} \bullet \mathrm{Rr} 7 \bullet \mathrm{R} 7$
Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
C: $\quad \overline{\mathrm{Rd} 7} \bullet \mathrm{Rr} 7+\mathrm{Rr} 7 \bullet \mathrm{R} 7+\mathrm{R} 7 \bullet \mathrm{Rd} 7$
Set if the absolute value of the contents of $R r$ is larger than the absolute value of Rd; cleared otherwise.
$R$ (Result) equals $R d$ after the operation.

## Example:

|  | sub r13,r12 <br> brne noteq | ; Subtract r12 from r13 |
| :--- | :--- | :--- |
|  | $\ldots$ |  |
| noteq: $\quad$ nop |  |  |
|  |  | ; Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1

## 124. SUBI - Subtract Immediate

### 124.1 Description

Subtracts a register and a constant and places the result in the destination register Rd. This instruction is working on Register R16 to R31 and is very well suited for operations on the $\mathrm{X}, \mathrm{Y}$, and Z-pointers.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{K}$
Syntax: Operands: Program Counter:
(i) $\quad$ SUBI Rd,K $16 \leq \mathrm{d} \leq 31,0 \leq \mathrm{K} \leq 255 \quad \mathrm{PC} \leftarrow \mathrm{PC}+1$

16-bit Opcode:

| 0101 | KKKK | dddd | KKKK |
| :--- | :--- | :--- | :--- |

### 124.2 Status Register and Boolean Formula

| I | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

$\mathrm{H}: \quad \overline{\mathrm{Rd} 3} \cdot \mathrm{~K} 3+\mathrm{K} 3 \cdot \mathrm{R} 3+\mathrm{R} 3 \cdot \overline{\mathrm{Rd} 3}$
Set if there was a borrow from bit 3; cleared otherwise.
S: $\quad \mathrm{N} \oplus \mathrm{V}$, for signed tests.
$\mathrm{V}: \quad \mathrm{Rd} 7 \bullet \overline{\mathrm{~K} 7} \bullet \overline{\mathrm{R} 7}+\overline{\mathrm{Rd} 7} \bullet \mathrm{~K} 7 \bullet \mathrm{R} 7$
Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
C: $\quad \overline{\mathrm{Rd} 7} \bullet \mathrm{~K} 7+\mathrm{K} 7 \bullet \mathrm{R} 7+\mathrm{R} 7 \bullet \overline{\mathrm{Rd} 7}$
Set if the absolute value of K is larger than the absolute value of Rd; cleared otherwise.
$R$ (Result) equals Rd after the operation.

## Example:

| subi | r22,\$11 | ; Subtract $\$ 11$ from r22 |
| :--- | :--- | :--- |
| brne noteq | ; Branch if r22<>\$11 |  |
|  | . |  |
| noteq: |  |  |

Words: 1 (2 bytes)
Cycles: 1

## 125. SWAP - Swap Nibbles

### 125.1 Description

Swaps high and low nibbles in a register.

## Operation:

(i) $\quad \mathrm{R}(7: 4) \leftarrow \operatorname{Rd}(3: 0), \mathrm{R}(3: 0) \leftarrow \operatorname{Rd}(7: 4)$

|  | Syntax: |  | Operands: |  | Program Counter:$P C \leftarrow P C+1$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (i) |  |  | $\leq 31$ |  |  |
|  | 16-bit Opcode: |  |  |  |  |
|  | 1001 | 010d | dddd | 0010 |  |

### 125.2 Status Register and Boolean Formula

| I | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

$R$ (Result) equals $R d$ after the operation.

## Example:

| inc | $r 1$ | $;$ Increment $r 1$ |
| :--- | :--- | :--- |
| swap | $r 1$ | $;$ Swap high and low nibble of r1 |
| inc | $r 1$ | ; Increment high nibble of r1 |
| swap | $r 1$ | $;$ Swap back |

Words: 1 (2 bytes)
Cycles: 1

## 126. TST - Test for Zero or Minus

### 126.1 Description

Tests if a register is zero or negative. Performs a logical AND between a register and itself. The register will remain unchanged.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{Rd}$

|  | Syntax: |  | Operands: |  |
| :---: | :---: | :---: | :---: | :---: |
| (i) | TST Rd |  | $0 \leq \mathrm{d} \leq 31$ |  |
|  | 16-bit Opcode: (see AND Rd, Rd) |  |  |  |
|  | 10 | 00dd | dddd | dddd |

### 126.2 Status Register and Boolean Formula



S: $\quad \mathrm{N} \oplus \mathrm{V}$, for signed tests.
V : $\quad 0$
Cleared.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
$R$ (Result) equals Rd.

## Example:

|  | tst ro | ; Test ro |
| :--- | :--- | :--- |
| breq zero | ; Branch if r0=0 |  |
| zero: $\quad$ nop |  |  |
|  |  | Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1

## 127. WDR - Watchdog Reset

### 127.1 Description

This instruction resets the Watchdog Timer. This instruction must be executed within a limited time given by the WD prescaler. See the Watchdog Timer hardware specification.

## Operation:

(i) WD timer restart.

| Syntax: |  | Operands: |
| :--- | :--- | :--- |
| WDR | None | Program Counter: |
| (i) | PC $\leftarrow \mathrm{PC}+1$ |  |

### 127.2 Status Register and Boolean Formula



## Example:

wdr ; Reset watchdog timer

Words: 1 (2 bytes)
Cycles: 1

## 128. XCH - Exchange

### 128.1 Description

Exchanges one byte indirect between register and data space.
The data location is pointed to by the $Z$ ( 16 bits) Pointer Register in the Register File. Memory access is limited to the current data segment of 64 KB . To access another data segment in devices with more than 64 KB data space, the RAMPZ in register in the I/O area has to be changed.
The Z-pointer Register is left unchanged by the operation. This instruction is especially suited for writing/reading status bits stored in SRAM.

## Operation:

(i) $\quad(Z) \leftarrow R d, R d \leftarrow(Z)$

| Syntax: |  | Operands: |
| :--- | :--- | :--- |
| XCH Z,Rd | $0 \leq \mathrm{d} \leq 31$ | Program Counter: |
| (i) | PC $\leftarrow \mathrm{PC}+1$ |  |

### 128.2 Status Register and Boolean Formula



Words: 1 (2 bytes)
Cycles: 2

## 129. Datasheet Revision History

Note that the referring page numbers in this section are referred to this document. The referring revision in this section is referred to the document revision.

### 129.1 Rev.0856J - 07/2014

1. Section 3., "Conditional Branch Summary" on page 10 has been corrected.
2. The first table in Section 59.1, "Description" on page 70 has been corrected.
3. "TBD" in "Example" in Section 117.1, "Description" on page 135 has been removed.
4. The LAC operation in See "LAC - Load and Clear" on page 80 has been corrected.
5. New template has been added.

### 129.2 Rev.0856I-07/2010

1. Updated Section 4., "Complete Instruction Set Summary" on page 11 with new instructions: LAC, LAS, LAT and XCH .

Section 67., "LAC - Load and Clear" on page 80
Section 68., "LAS - Load and Set" on page 81
Section 69., "LAT - Load and Toggle" on page 82
Section 128., "XCH - Exchange" on page 149
2. Updated number of clock cycles column to include Reduced Core tinyAVR.
(ATtiny replaced by Reduced Core tinyAVR).

### 129.3 Rev.0856H - 04/2009

1. Updated Section 4., "Complete Instruction Set Summary" on page 11:

Updated number of clock cycles column to include Reduced Core tinyAVR.
2. Updated sections for Reduced Core tinyAVR compatibility:

Section 37., "CBI - Clear Bit in I/O Register" on page 47
Section 70., "LD - Load Indirect from Data Space to Register using Index X" on page 83
Section 71., "LD (LDD) - Load Indirect from Data Space to Register using Index Y" on page 85
Section 72., "LD (LDD) - Load Indirect From Data Space to Register using Index Z" on page 87
Section 91., "RCALL - Relative Call to Subroutine" on page 108
Section 99., "SBI - Set Bit in I/O Register" on page 116
Section 118., "ST - Store Indirect From Register to Data Space using Index X" on page 136
Section 119., "ST (STD) - Store Indirect From Register to Data Space using Index Y" on page 138
Section 120., "ST (STD) - Store Indirect From Register to Data Space using Index Z" on page 140
3. Added sections for Reduced Core tinyAVR compatibility:

Section 75., "LDS (16-bit) - Load Direct from Data Space" on page 91
Section 122., "STS (16-bit) - Store Direct to Data Space" on page 143

### 129.4 Rev.0856G - 07/2008

1. Inserted "Datasheet Revision History".
2. Updated "Cycles XMEGA" for ST, by removing (iv).
3. Updated "SPM \#2" opcodes.
129.5 Rev.0856F - 05/2008
4. This revision is based on the AVR Instruction Set 0856E-AVR-11/05.

Changes done compared to AVR Instruction Set 0856E-AVR-11/05:
-Updated "Complete Instruction Set Summary" with DES and SPM \#2.
-Updated AVR Instruction Set with XMEGA Clock cycles and Instruction Description.

Atmel ${ }^{\circledR}$, Atmel logo and combinations thereof, AVR $^{\circledR}$, Enabling Unlimited Possibilities ${ }^{\circledR}$, tinyAVR ${ }^{\circledR}$, XMEGA $^{\circledR}$, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.

