# TWI $(|^{2}C)$ **Two-Wire Serial Interface** (Inter-Integrated Circuit)

Biomedical Engineering, Inje University

## I<sup>2</sup>C and TWI (1)

- I<sup>2</sup>C (Inter-Integrated Circuit), pronounced I-squared-C, is a multi-master, multi-slave, single-ended, serial computer bus.
- It is invented by Philips Semiconductor (now NXP Semiconductors).
- It is typically used for attaching lower-speed peripheral ICs to processors and microcontrollers in short-distance, intra-board communication.
- Alternatively I<sup>2</sup>C is spelled I2C (pronounced I-two-C) or IIC (pronounced I-I-C).
- TWI (Two Wire Interface) is essentially the same bus implemented on various system-onchip processors from Atmel.
- In some cases, use of the term TWI indicates incomplete implementation of the I<sup>2</sup>C specification.
  - Not supporting arbitration or clock stretching is one common limitation, that is still useful for a single master communicating with simple slaves that never stretch the clock.

### I<sup>2</sup>C and TWI (2)

- Consists of
  - > SDA: Serial Data
  - SCL: Serial Clock



#### ATmega328PB TWI Features

- Simple, Powerful and Flexible Communication Interface with only two Bus Lines
- Both Master and Slave operation supported
- Device can operate as Transmitter or Receiver
- 7-bit Address Space allows up to 128 different Slave Addresses
- Multi-master Arbitration support
- Up to 400kHz Data Transfer Speed
- Slew-rate limited output drivers
- Noise Suppression Circuitry rejects spikes on Bus Lines
- Fully programmable Slave Address with General Call support
- Address Recognition causes Wake-up when AVR is in Sleep Mode
- Compatible with Philips' I2C protocol
- Two TWI instances TWI0 and TWI1 (ATmega328P has one TWI only, TWI0)

#### **TWI Terminology**

Term	Description
Master	The device that initiates and terminates a transmission. The Master also generates the SCL clock.
Slave	The device addressed by a Master.
Transmitter	The device placing data on the bus.
Receiver	The device reading data from the bus.

The Power Reduction TWI bit in the Power Reduction Register (PRRn.PRTWI) must be written to '0' to enable the two-wire Serial Interface.

#### **TWI Electrical Interconnection (1)**

- Both bus lines are connected to the positive supply voltage through pull-up resistors.
- The bus drivers of all TWI-compliant devices are open-drain or open-collector. This implements a wired-AND function which is essential to the operation of the interface.



#### **TWI Electrical Interconnection (2)**

- A low level on a TWI bus line is generated when one or more TWI devices output a zero.
- A high level is output when all TWI devices tri-state their outputs, allowing the pull-up resistors to pull the line high.



#### TWI START and STOP Conditions (1)

- START condition: A HIGH to LOW transition of the SDA line while SCL is HIGH.
- STOP condition: A LOW to HIGH transition of the SDA line while SCL is HIGH.
- START and STOP conditions are always generated by the master.
- Between a START and a STOP condition, the bus is considered busy, and no other master should try to seize control of the bus.



#### TWI START and STOP Conditions (2)

- Bus Busy:
  - > After a START condition the bus is considered to be **busy**.
  - > No other master should try to seize control of the bus.
- Bus Idle:
  - > The bus becomes idle again after a STOP condition



#### **TWI REPEATED START Conditions**

 REPEATED START condition: A new START condition is issued between a START and STOP condition and is used when the Master wishes to initiate a new transfer without relinquishing control of the bus.



#### **Typical TWI Transaction (1)**

- A typical TWI transaction consists of
  - > START condition
  - > Slave address byte (Bits7-1: 7-bit slave address; Bit0: R/W direction bit)
  - > One or more bytes of data
  - > ACK/NAK bit
  - STOP condition



#### **Typical TWI Transaction (2)**

- ACK
  - Each byte that is received (by a master or slave) must be acknowledged (ACK) with a low SDA during a high SCL.
- NACK
  - If the receiving device does not ACK, the transmitting device will read a "not acknowledge" (NACK), which is a high SDA during a high SCL.



#### **Typical TWI Transaction (3)**

- The direction bit (R/W) occupies the least-significant bit position of the address.
  - READ: The direction bit is set to logic 1
  - > WRITE: The direction bit is set to logic 0



#### **TWI: Transfer Modes**

- The TWI interface may be configured to operate as a master and/or a slave.
- At any particular time, the interface will be operating in one of the following modes:
  - > Master Transmitter
  - > Master Receiver
  - Slave Transmitter
  - Slave Receiver

#### **TWI: Master Transmitter Mode**

S Slave Addr. W A Data Byte A Data Byte A P

S START. Transmitted by ATmega328 TWI.

Slave Addr. Slave address. Transmitted by ATmega328 TWI.

W Data direction (R/W) bit. Transmitted by ATmega328 TWI. Logic 0.

Data Byte Data byte. Transmitted by ATmega328 TWI.

- A ACK. Received by ATmega328 TWI.
- **P** STOP. Transmitted by ATmega328 TWI.

#### **TWI: Master Receiver Mode**



A ACK or NACK. Transmitted by ATmega328 TWI depending on the state of the TWEA bit in register TWCRn.

P STOP. Transmitted by ATmega328 TWI.

#### **TWI: Slave Transmitter Mode**



S START. Received by ATmega328 TWI.

Slave Addr. Slave address (TWARn register). Received by ATmega328 TWI.

**R** Data direction  $(R/\overline{W})$  bit. Received by ATmega328 TWI. Logic 1

Data Byte Data byte. Transmitted by ATmega328 TWI.

- A ACK. Transmitted by ATmega328 TWI.
- A ACK. Received by ATmega328 TWI.
- N NACK. Received by ATmega328 TWI.
- P STOP. Received by ATmega328 TWI.

#### **TWI: Slave Receiver Mode**



S START. Received by ATmega328 TWI.

Slave Addr. Slave address (TWARn register). Received by ATmega328 TWI.

W Data direction (R/W) bit. Received by ATmega328 TWI. Logic 0

Data Byte Data byte. Received by ATmega328 TWI.

A ACK or NACK. Transmitted by ATmega328 TWI depending on the state of the TWEA bit in register TWCRn.

**P** STOP. Received by ATmega328 TWI.

#### Interfacing Application to the TWI in Master Transmitter (1)



#### TWI Status Codes for Master Transmitter Mode (1)

Status Code	Status of the 2-wire	Application Softw	are Re	sponse			
(TWSRn) Prescaler	Serial Bus and 2-wire	To /from TWDD		To 7	「WCRn		Next Action Taken by TWI Hardware
bits are 0	Hardware		STA	STO	TWINT	TWEA	
0x08	A START condition has been transmitted	Load SLA+W	0	0	1	х	SLA+W will be transmitted; ACK or NOT ACK will be received.
0×10	A repeated START	Load SLA+W	0	0	1	х	SLA+W will be transmitted; ACK or NOT ACK will be received
0x10	condition has been transmitted	Load SLA+R	0	0	1	х	SLA+R will be transmitted; Logic will switch to Master Receiver mode
		Load data byte	0	0	1	х	Data byte will be transmitted and ACK or NOT ACK will be received
0,419	SLA+W has been transmitted;	No TWDRn Action	1	0	1	х	Repeated START will be transmitted
0x18	ACK has been received	No TWDRn action	0	0	1	х	STOP condition will be transmitted and TWSTO Flag will be reset
		No TWDRn action	1	1	1	х	STOP condition followed by a START condition will be transmitted and TWSTO flag will be reset

#### TWI Status Codes for Master Transmitter Mode (2)

Status Code	Status of the 2-wire	Application Softw	are Re	sponse			
(TWSRn) Prescaler	Serial Bus and 2-wire Serial Interface	To/from TW/DP		To T	- WCRn		Next Action Taken by TWI Hardware
bits are 0	Hardware		STA	STO	TWINT	TWEA	
		Load data byte	0	0	1	Х	Data byte will be transmitted and ACK or NOT ACK will be received.
0x20	SLA+W has been transmitted;	No TWDRn action	1	0	1	х	Repeated START will be transmitted.
	NOT ACK has been received	No TWDRn action	0	1	1	х	STOP condition will be transmitted and TWSTO Flag will be reset
		No TWDRn action	1	1	1	х	STOP condition followed by a START condition will be transmitted and TWSTO Flag will be reset
		Load data byte	0	0	1	х	Data byte will be transmitted and ACK or NOT ACK will be received
0,728	Data byte has been transmitted;	No TWDRn action	1	0	1	х	Repeated START will be transmitted
0x28	ACK has been received	No TWDRn action	0	1	1	х	STOP condition will be transmitted and TWSTO Flag will be reset
		No TWDRn action	1	1	1	х	STOP condition followed by a START condition will be transmitted and TWSTO flag will be reset

#### TWI Status Codes for Master Transmitter Mode (3)

Status Code	Status of the 2-wire	Application Softw	are Re	sponse						
(TWSRn) Prescaler	Serial Bus and 2-wire Serial Interface	To/from TW/DR		To <sup>-</sup>	FWCRn		Next Action Taken by TWI Hardware			
bits are 0	Hardware		STA	STO	TWINT	TWEA				
		Load data byte	0	0	1	х	Data byte will be transmitted and ACK or NOT ACK will be received.			
0x30	Data byte has been transmitted;	No TWDRn action	1	0	1	х	Repeated START will be transmitted.			
	NOT ACK has been received	No TWDRn action	0	1	1	х	STOP condition will be transmitted and TWSTO Flag will be reset			
		No TWDRn action	1	1	1	х	STOP condition followed by a START condition will be transmitted and TWSTO Flag will be reset			
0x38 Arbitration lost in SLA+W or data byte	Arbitration lost in	No TWDRn action	0	0	1	х	2-wire Serial Bus will be released and not addressed Slave mode entered.			
	SLA+W or data bytes	No TWDRn action	1	0	1	х	A START condition will be transmitted when the bus becomes free			

#### TWI Status Codes for Master Receiver Mode (1)

Status Code	Status of the 2-wire	Application Softw	are Re	sponse							
(TWSRn) Prescaler	Serial Bus and 2-wire Serial Interface	To /from TW/DD		To T	「WCRn		Next Action Taken by TWI Hardware				
bits are 0	Hardware		STA	STA STO TWINT TWEA		TWEA					
0x08	A START condition has been transmitted	Load SLA+R	0	0	1	х	SLA+R will be transmitted; ACK or NOT ACK will be received.				
0x10	A repeated START	Load SLA+R	0	0	1	х	SLA+R will be transmitted; ACK or NOT ACK will be received				
	transmitted	Load SLA+W	0	0	1	х	SLA+W will be transmitted; Logic will switch to Master Transmitter mode				
Arbitration lost in		No TWDRn action	0	0	1	х	2-wire Serial Bus will be released and not addressed Slave mode will be entered				
0x38	SLA+R or NOT ACK bit	No TWDRn action	1	0	1	х	A START condition will be transmitted when the bus becomes free.				

#### TWI Status Codes for Master Receiver Mode (2)

Status Code	Status of the 2-wire	Application Softw	are Re	sponse			
(TWSRn) Prescaler	Serial Bus and 2-wire Serial Interface	To/from TM/DD		To T	ſWCRn		Next Action Taken by TWI Hardware
bits are 0	Hardware		STA	STO	TWINT	TWEA	
0×40	0x40 SLA+R has been transmitted; ACK has been received	No TWDRn action	0	0	1	0	Data byte will be received and NOT ACK will be returned.
0x40		No TWDRn action	0	0	1	1	Data byte will be received and ACK will be returned.
0x48		No TWDRn action	1	0	1	х	Repeated START will be transmitted.
	transmitted; NOT ACK has been	No TWDRn action	0	1	1	х	STOP condition will be transmitted and TWSTO Flag will be reset.
	received	No TWDRn action	1	1	1	Х	STOP condition followed by a START condition will be transmitted and TWSTO Flag will be reset.

#### TWI Status Codes for Master Receiver Mode (3)

Status Code	Status of the 2-wire	Application Softw	are Re	sponse			
(TWSRn) Prescaler	Serial Bus and 2-wire Serial Interface	To /from TW/DD		To T	ΓWCRn		Next Action Taken by TWI Hardware
bits are 0	Hardware		STA	STO	TWINT	TWEA	
0.450	Data byte has been received; ACK has been returned.	Read data byte	0	0	1	0	Data byte will be received and NOT ACK will be returned.
0x50		Read data byte	0	0	1	1	Data byte will be received and ACK will be returned.
0x58		Read data byte	1	0	1	Х	Repeated START will be transmitted.
	received; NOT ACK has been	Read data byte	0	1	1	Х	STOP condition will be transmitted and TWSTO Flag will be reset.
		Read data byte	1	1	1	Х	STOP condition followed by a START condition will be transmitted and TWSTO Flag will be reset.

#### ATmega328PB TWIn Pins



#### **TWI Control Register (TWCRn)**



#### **TWI Status Register (TWSRn)**



System Clock: 16 MHz, SCL: 400 kHz SCL freq = F\_CPU/(16 + 2 \* TWBR \* Prescaler) SCL freq = 16,000,000Hz/(16+2\*12\*1)=16,000,000Hz/40=400kHz

#### TWI Bit Rate Register (TWBRn)

#### TWI Bit Rate Register

TWBR0 selects the division factor for the bit rate generator. The bit rate generator is a frequency divider which generates the SCL clock frequency in the Master modes.

NBRØ	TWBR7	TWBR6	TWBR5	TWBR4	TWBR3	TWBR2	TWBR1	TWBR0
	0	0	0	0	1	1	0	0

 $00001100_2 = 12_{10}$ 

System Clock: 16 MHz, SCL: 400 kHz SCL freq = F\_CPU/(16 + 2 \* TWBR \* Prescaler) SCL freq = 16,000,000Hz/(16+2\*12\*1)=16,000,000Hz/40=400kHz

#### TWIØ Example (1)



#### TWIØ Example (2)

ADXL345 I2C Device Addressing (1)

Single-	Byte W	/rite							
Master	START	Slave	e Addr + Write		Register Address		Data		STOP
Slave				ACK		ACK		ACK	

Multip	le-Byte \	Nrite
--------	-----------	-------

Master	START Slave Addr + Write		Register Address		Data		Data		STOP
Slave		ACK		ACK		ACK		ACK	

#### TWI0 Example (3)

ADXL345 I2C Device Addressing (2)

Single-	Byt	e Read										
Master	S	Slave Ad	dr + W		Register Addr		Rs	Slave Addr + R			Ν	Ρ
Slave				Α		Α			Α	Data		

#### Multiple-Byte Read Slave Addr + W Slave Addr + R S Register Addr Rs Ν Master Ρ А A Slave Data А А Data



Rs Repeated START



N NACK



#### TWI0 Example (4) – Initialize ATmega328PB TWI0

TWBR0 = 2;

```
#define SLA W 0xA6
#define SLA R 0xA7
int main(void)
  uint8 t id;
  uint8 t buff[6];
  int accelX, accelY, accelZ;
  uart0 init(38400UL); // 38,400 bps
 twi0 init();
  // Read ADXL345 ID Register (reg. addr = 0x00)
  id = twi0 read adx1345 reg(0x00);
  printf("ADXL345 Chip ID = %X\n", id);
  // Set BW RATE
  twi0 write adxl345 reg(0x2C, 0x0A); // 100 sampleing per sec
  // Set DATA FORMAT
 twi0 write adxl345 reg(0x31, 0x08); // +/-2g (4mg/LSB)
  // Enter MEASUREMENT mode
  twi0 write adx1345 reg(0x2D, 0x08);
```

```
while (1)
    while (!(twi0_read_adx1345_reg(0x30) & 0x80));
    twi0 read adx1345 reg multi(6, 0x32, buff);
    accelX = (int)(buff[0] + (buff[1] << 8));</pre>
    accelY = (int)(buff[2] + (buff[3] << 8));</pre>
    accelZ = (int)(buff[4] + (buff[5] << 8));</pre>
    printf("accelX=%d, \taccelY=%d, \taccelZ=%d\n",
             accelX, accelY, accelZ);
void twi0 init(void)
{
    // Set Bit Rate (400 kHz)
    // SCL freq = F CPU/(16 + 2 * TWBR * Prescaler)
    // 8,000,000Hz/(16+2*2*1)=8,000,000Hz/20=400kHz
    TWSR0 = 0; // Prescaler = 1
```

#### TWI0 Example (5) – Read single byte from ADXL345

uint8\_t twi0\_read\_adx1345\_reg(uint8\_t reg\_addr)

```
// Send START condition
TWCR0 = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
// Wait for the transmission of START condition
while (!(TWCR0 & (1 << TWINT)));</pre>
if ((TWSR0 & 0xF8) != 0x08) // Error (Refer to Table 26-3 of Datasheet)
  display error code(TWSR0);
   return 0;
TWDR0 = SLA W; // Load SLA W into TWDR0 Register
// Clear TWINT to start transmission of SLA W.
TWCR0 = (1 \ll TWINT) | (1 \ll TWEN);
// Wait for the transmission of SLA W
while (!(TWCR0 & (1 << TWINT)));</pre>
if ((TWSR0 & 0xF8) != 0x18) // Error (Refer to Table 26-3 of Datasheet)
{
  display_error_code(TWSR0);
  return 0;
}
TWDR0 = reg addr; // Load reg addr to be read into TWDR0 Register
// Clear TWINT to start transmission of reg addr.
TWCR0 = (1 < TWINT) | (1 < TWEN);
// Wait for the transmission of reg addr
while (!(TWCR0 & (1 << TWINT)));</pre>
if ((TWSR0 & 0xF8) != 0x28) // Error (Refer to Table 26-3 of Datasheet)
{
  display_error_code(TWSR0);
  return 0;
```

```
TWCR0 = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN); // Send Repeated START
// Wait for the transmission of Repeated START
while (!(TWCR0 & (1 << TWINT)));</pre>
if ((TWSR0 & 0xF8) != 0x10) // Error (Refer to Table 26-4 of Datasheet)
  display error code(TWSR0);
  return 0;
TWDR0 = SLA R; // Load SLA R into TWDR0 Register
// Clear TWINT to start transmission of SLA R.
TWCR0 = (1 << TWINT) | (1 << TWEN);
// Wait for the transmission of SLA R
while (!(TWCR0 & (1 << TWINT)));</pre>
if ((TWSR0 & 0xF8) != 0x40) // Error (Refer to Table 26-4 of Datasheet)
  display error code(TWSR0);
  return 0;
// Clear TWINT to start reception. NAK will be returned.
TWCR0 = (1 << TWINT) | (1 << TWEN);
while (!(TWCR0 & (1 << TWINT))); // Wait for the reception</pre>
if ((TWSR0 & 0xF8) != 0x58) // Error (Refer to Table 26-4 of Datasheet)
  display error code(TWSR0);
  return 0;
// Send STOP condition
TWCR0 = (1 << TWINT) | (1 << TWST0) | (1 << TWEN);
return TWDR0;
```

#### TWIØ Example (5-1) – Read single byte from ADXL345

```
uint8_t twi0_read_adx1345_reg(uint8_t reg_addr)
```

```
// Send START condition
TWCR0 = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
// Wait for the transmission of START condition
while (!(TWCR0 & (1 << TWINT)));</pre>
if ((TWSR0 & 0xF8) != 0x08) // Error (Refer to Table 26-3 of Datasheet)
  display_error_code(TWSR0);
   return 0;
TWDR0 = SLA_W; // Load SLA_W into TWDR0 Register
// Clear TWINT to start transmission of SLA W.
TWCR0 = (1 \ll TWINT) | (1 \ll TWEN);
// Wait for the transmission of SLA W
while (!(TWCR0 & (1 << TWINT)));</pre>
if ((TWSR0 & 0xF8) != 0x18) // Error (Refer to Table 26-3 of Datasheet)
{
  display_error_code(TWSR0);
  return 0;
```

```
TWDR0 = reg_addr; // Load reg_addr to be read into TWDR0 Register
// Clear TWINT to start transmission of reg_addr.
TWCR0 = (1<<TWINT) | (1<<TWEN);
// Wait for the transmission of reg_addr
while (!(TWCR0 & (1 << TWINT)));
if ((TWSR0 & 0xF8) != 0x28) // Error (Refer to Table 26-3 of Datasheet)
{
    display_error_code(TWSR0);
    return 0;
}
TWCR0 = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN); // Send Repeated START
// Wait for the transmission of Repeated START
while (!(TWCR0 & (1 << TWINT)));
if ((TWSR0 & 0xF8) != 0x10) // Error (Refer to Table 26-4 of Datasheet)
{
    display_error_code(TWSR0);
    return 0;
}
```

Single-Byte Read													
Master	S	Slave Ad	dr + W		Register Addr		Rs	Slave Addr + R			Ν		Ρ
Slave				А		Α			Α	Data			









#### TWIØ Example (5-2) – Read single byte from ADXL345

TWDR0 = SLA\_R; // Load SLA\_R into TWDR0 Register // Clear TWINT to start transmission of SLA\_R. TWCR0 = (1 << TWINT) | (1 << TWEN); // Wait for the transmission of SLA\_R while (!(TWCR0 & (1 << TWINT))); if ((TWSR0 & 0xF8) != 0x40) // Error (Refer to Table 26-4 of Datasheet) { display\_error\_code(TWSR0); return 0; }

```
// Clear TWINT to start reception. NAK will be returned.
TWCR0 = (1 << TWINT) | (1 << TWEN);
while (!(TWCR0 & (1 << TWINT))); // Wait for the reception
if ((TWSR0 & 0xF8) != 0x58) // Error (Refer to Table 26-4 of Datasheet)
{
    display_error_code(TWSR0);
    return 0;
}
// Send STOP condition
TWCR0 = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
return TWDR0;
```

Single-	Byte Read							
Master	S Slave Addr + W		Register Addr		Rs Slave Addr + R			N P
Slave		Α		Α		Α	Data	
	•						•	











#### TWI0 Example (6) – Write single byte to ADXL345

}

```
void twi0_write_adx1345_reg(uint8_t reg_addr, uint8_t data)
  // Send START condition
  TWCR0 = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
  // Wait for the transmission of START condition
  while (!(TWCR0 & (1 << TWINT)));</pre>
  if ((TWSR0 & 0xF8) != 0x08)
                                    // Error
    display_error_code(TWSR0);
    return;
                                                                                    return;
  TWDR0 = SLA W;
  // Clear TWINT to start transmission of SLA W.
  TWCR0 = (1 << TWINT) | (1 << TWEN);
  // Wait for the transmission of SLA W
  while (!(TWCR0 & (1 << TWINT)));</pre>
  if ((TWSR0 & 0xF8) != 0x18)
                                  // Error
  {
    display_error_code(TWSR0);
    return;
                                                                                    return;
```

```
TWDR0 = reg addr;
                     // Load reg addr into TWDR0 Register
// Clear TWINT to start transmission of reg addr.
TWCR0 = (1 < < TWINT) | (1 < < TWEN);
// Wait for the transmission of reg addr
while (!(TWCR0 & (1 << TWINT)));</pre>
if ((TWSR0 & 0xF8) != 0x28)
                                 // Error
  display_error_code(TWSR0);
TWDR0 = data:
                     // Load data into TWDR0 Register
// Clear TWINT to start transmission of data.
TWCR0 = (1 < TWINT) | (1 < TWEN);
// Wait for the transmission of data
while (!(TWCR0 & (1 << TWINT)));</pre>
if ((TWSR0 & 0xF8) != 0x28)
                               // Error
  display_error_code(TWSR0);
// Send STOP condition
TWCR0 = (1 << TWINT) | (1 << TWST0) | (1 << TWEN);
```

#### TWI0 Example (6-1) – Write single byte to ADXL345

```
void twi0_write_adx1345_reg(uint8_t reg_addr, uint8_t data)
                                                                                  TWDR0 = SLA W;
{
  // Send START condition
                                                                                  // Clear TWINT to start transmission of SLA W.
  TWCR0 = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
                                                                                  TWCR0 = (1 << TWINT) | (1 << TWEN);
  // Wait for the transmission of START condition
                                                                                  // Wait for the transmission of SLA W
  while (!(TWCR0 & (1 << TWINT)));</pre>
                                                                                  while (!(TWCR0 & (1 << TWINT)));</pre>
  if ((TWSR0 & 0xF8) != 0x08)
                                     // Error
                                                                                  if ((TWSR0 & 0xF8) != 0x18)
                                                                                                                     // Error
    display_error_code(TWSR0);
                                                                                     display_error_code(TWSR0);
                                                                                     return;
    return;
  }
```

Sinal	le-B	∕te \	Nrite
Sing		y cc i	VIICO

Master	START	Slave Addr + Write		Register Address		Data		STOP
Slave			ACK		ACK		ACK	











## TWIØ Example (6-2) – Write single byte to ADXL345

```
TWDR0 = reg_addr; // Load reg_addr into TWDR0 Register
// Clear TWINT to start transmission of reg_addr.
TWCR0 = (1<<TWINT) | (1<<TWEN);
// Wait for the transmission of reg_addr
while (!(TWCR0 & (1 << TWINT)));
if ((TWSR0 & 0xF8) != 0x28) // Error
{
    display_error_code(TWSR0);
    return;
}
```

```
TWDR0 = data; // Load data into TWDR0 Register
// Clear TWINT to start transmission of data.
TWCR0 = (1<<TWINT) | (1<<TWEN);
// Wait for the transmission of data
while (!(TWCR0 & (1 << TWINT)));
if ((TWSR0 & 0xF8) != 0x28) // Error
{
    display_error_code(TWSR0);
    return;
}
// Send STOP condition
TWCR0 = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
}
```

```
Single-Byte Write
Master START
               Slave Addr + Write
                                       Register Address
                                                                                 STOP
                                                                 Data
 Slave
                                 ACK
                                                       ACK
                                                                           ACK
                  Rs Repeated START
                                                                  N NACK
S START
                                                 A ACK
                                                                                     Ρ
                                                                                       STOP
                                              Α
```

#### TWIØ Example (7) – Read multiple bytes from ADXL345

```
void twi0 read adx1345 reg multi(uint8 t num, uint8 t start addr, uint8 t buff[])
  uint8 t i, return code;
  TWCR0 = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN); // Send START condition
  while (!(TWCR0 & (1 << TWINT))); // Wait for the transmission of START condition</pre>
  if ((TWSR0 & 0xF8) != 0x08)
                                    // Error
     display error code(TWSR0);
     return;
  }
                            // Load SLA W into TWDR0 Register
  TWDR0 = SLA W;
  TWCR0 = (1 << TWINT) | (1 << TWEN); // Start sending of SLA W.
  while (!(TWCR0 & (1 << TWINT))); // Wait for the transmission of SLA W</pre>
  if ((TWSR0 & 0xF8) != 0x18)
                                          // Error
     display error code(TWSR0);
     return:
  }
                            // Load start_addr into TWDR0 Register
  TWDR0 = start addr;
  TWCR0 = (1<<TWINT) | (1<<TWEN);</pre>
                                          // Start sending of start addr
                                     // Wait for the transmission of start addr
  while (!(TWCR0 & (1 << TWINT)));</pre>
  if ((TWSR0 & 0xF8) != 0x28)
                                          // Error
     display error code(TWSR0);
     return;
  }
  TWCR0 = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN); // repeated START
  while (!(TWCR0 & (1 << TWINT))); // Wait for the transmission of repeated START</pre>
  if ((TWSR0 & 0xF8) != 0x10)
                                          // Error
     display error code(TWSR0);
     return;
  }
```

```
// Load SLA R into TWDR0 Register
TWDR0 = SLA R;
TWCR0 = (1 \lt TWINT) | (1 \lt TWEN);
                                         // Start sending of SLA R
while (!(TWCR0 & (1 << TWINT)));</pre>
                                         // Wait for the transmission of SLA R
if ((TWSR0 & 0xF8) != 0x40)
                                         // Error
   display error code(TWSR0);
   return;
for (i=0; i<num; i++)</pre>
  if (i < num-1)
     // Clear TWINT to start reception. ACK will be returned
     TWCR0 = (1 \iff TWINT) | (1 \iff TWEN) | (1 \iff TWEA);
     return code = 0x50;
   }
   else
   {
     // Clear TWINT to start reception. NAK will be returned
     TWCR0 = (1 << TWINT) | (1 << TWEN);
     return code = 0x58;
   }
   while (!(TWCR0 & (1 << TWINT)));</pre>
                                         // Wait for the reception
  if ((TWSR0 & 0xF8) != return code) // Error
   {
      display error code(TWSR0);
      return;
   buff[i] = TWDR0;
                          // Store read data
TWCR0 = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN); // Send STOP condition
```

## TWIØ Example (7-1) – Read multiple bytes from ADXL345

```
void twi0 read adx1345 reg multi(uint8 t num, uint8 t start addr, uint8 t buff[])
{
  uint8 t i, return code;
  TWCR0 = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN); // Send START condition
  while (!(TWCR0 & (1 << TWINT))); // Wait for the transmission of START condition</pre>
  if ((TWSR0 & 0xF8) != 0x08)
                                    // Error
     display_error_code(TWSR0);
     return;
  }
                            // Load SLA W into TWDR0 Register
  TWDR0 = SLA W;
  TWCR0 = (1 << TWINT) | (1 << TWEN);
                                          // Start sending of SLA W.
  while (!(TWCR0 & (1 << TWINT)));</pre>
                                     // Wait for the transmission of SLA W
  if ((TWSR0 & 0xF8) != 0x18)
                                           // Error
     display error code(TWSR0);
     return;
```

```
TWDR0 = start addr;
                          // Load start addr into TWDR0 Register
TWCR0 = (1 < TWINT) | (1 < TWEN);
                                        // Start sending of start addr
while (!(TWCR0 & (1 << TWINT)));</pre>
                                        // Wait for the transmission of start addr
if ((TWSR0 & 0xF8) != 0x28)
                                         // Error
   display error code(TWSR0);
   return;
}
TWCR0 = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN); // repeated START
while (!(TWCR0 & (1 << TWINT))); // Wait for the transmission of repeated START</pre>
if ((TWSR0 & 0xF8) != 0x10)
                                         // Error
   display_error_code(TWSR0);
   return;
}
```

#### Multiple-Byte Read

N 4 1									•			
Master	S Slave Addr + W		Register Addr		RS Slave Addr + R				A		IN P	
Slave		А		А		A	Da	ta		Data		
												_









## TWI0 Example (7-2) – Read multiple bytes from ADXL345

```
// Load SLA R into TWDR0 Register
TWDR0 = SLA R;
                                                                                                  else
TWCR0 = (1 << TWINT) | (1 << TWEN);
                                        // Start sending of SLA R
                                                                                                  {
while (!(TWCR0 & (1 << TWINT)));</pre>
                                        // Wait for the transmission of SLA R
                                                                                                    // Clear TWINT to start reception. NAK will be returned
if ((TWSR0 & 0xF8) != 0x40)
                                                                                                    TWCR0 = (1 << TWINT) | (1 << TWEN);
                                         // Error
                                                                                                    return code = 0x58;
{
   display error code(TWSR0);
                                                                                                 }
   return;
                                                                                                 while (!(TWCR0 & (1 << TWINT)));</pre>
                                                                                                                                       // Wait for the reception
}
                                                                                                 if ((TWSR0 & 0xF8) != return code) // Error
for (i=0; i<num; i++)</pre>
                                                                                                    display_error_code(TWSR0);
   if (i < num-1)
                                                                                                    return;
   {
     // Clear TWINT to start reception. ACK will be returned
     TWCR0 = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
                                                                                                  buff[i] = TWDR0;
                                                                                                                         // Store read data
     return code = 0x50;
                                                                                               }
   }
                                                                                              TWCR0 = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN); // Send STOP condition
```

Multipl	e-B	yte Read										
Master	S	Slave Addr +	W	Register Addr		Rs	Slave Addr + R			А		N P
Slave			A		Α			А	Data		Data	
	S	START	R	s Repeated STAR	T		A A ACK	,	N NACK	,	P STOP	

